EEWORLDEEWORLDEEWORLD

Part Number

Search

V827564U24SBFX-D3

Description
DDR DRAM Module, 64MX72, 0.65ns, CMOS, PDMA184
Categorystorage    storage   
File Size414KB,16 Pages
ManufacturerProMOS Technologies Inc
Environmental Compliance  
Download Datasheet Parametric View All

V827564U24SBFX-D3 Overview

DDR DRAM Module, 64MX72, 0.65ns, CMOS, PDMA184

V827564U24SBFX-D3 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1125506576
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time0.65 ns
Maximum clock frequency (fCLK)200 MHz
I/O typeCOMMON
JESD-30 codeR-PDMA-N184
JESD-609 codee3
memory density4831838208 bit
Memory IC TypeDDR DRAM MODULE
memory width72
Number of terminals184
word count67108864 words
character code64000000
Maximum operating temperature70 °C
Minimum operating temperature
organize64MX72
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeDIMM
Encapsulate equivalent codeDIMM184
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.5 V
Certification statusNot Qualified
refresh cycle8192
Maximum standby current0.09 A
Maximum slew rate3.24 mA
Nominal supply voltage (Vsup)2.5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
V827564U24SB
64M x 72 HIGH PERFORMANCE
LOW PROFILE (1U) REGISTERED ECC
DDR SDRAM MODULE
Features
184 Pin Registered 67,108,864 x 72 bit
Organization DDR SDRAM Modules
Utilizes High Performance 64M x 8 DDR
SDRAM in TSOPII-66 and FBGA Packages
Single +2.5V (± 0.2V) Power Supply
Single +2.6V (± 0.1V) Power Supply for DDR400
Programmable CAS Latency, Burst Length, and
Wrap Sequence (Sequential & Interleave)
Auto Refresh (CBR) and Self Refresh
All Inputs, Outputs are SSTL-2 Compatible
8192 Refresh Cycles every 64 ms
Serial Presence Detect (SPD)
1.2 or 1.125 inches Low Profile Registered
DIMM
Component
Used
t
CK
t
AC
Description
The V827564U24SB memory module is
organized 67,108,864 x 72 bits in a 184 pin memory
module. The 64M x 72 memory module uses 9
ProMOS 64M x 8 DDR SDRAM. The x72 low profile
modules are ideal for use in high performance
computer systems where increased memory
density, fast access times and small form factors
are required.
Module Speed
-6
-7
-75
-8
D3
Units
C0
166
(PC333)
B0
133
(PC266B)
Units
MHz
ns
ns
CLK
CLK
Clock Frequency (max.)
200
Clock Frequency
166
143
133
125
MHz
(PC333) (PC266A)(PC266B) (PC200)(PC400B)
(max.)
Clock
=3
t
CK
6
7
Clock Access Cycle Time CAS Latency7.5
Time CAS Latency Time CAS Latency = 2.5
Clock Cycle
= 2.5
tRCD parameter
t
RCD
t
RP
tRP parameter
8
5
ns
6
3
3
-
6
3
3
-
7.5
3
3
Module Speed
A1
B0
B1
PC1600 (100MHz @ CL2)
PC2100B (133MHz @ CL2.5)
PC2100A (133MHz @ CL2)
V827564U24SB Rev. 1.0 November 2005
1
How many layers does TCP/IP have? What is the function of each layer?
Answer: 1. Application layer 2. Transport layer 3. Network layer 4. Network interface layer* Application layer-------. The ICP/IP protocol family has many protocols at this level to support different ...
Aguilera RF/Wirelessly
MSP430 Flash information area
430 microcontrollers generally have an internal information area to save some data that requires EEPROM to save.I didn't receive any relevant information in the forum, so I borrowed the information on...
fish001 Microcontroller MCU
Design of interpolation filter based on FPGA
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]njiggih[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and in...
njiggih FPGA/CPLD
Fundamentals of Digital Electronics (Fifth Edition)
The main contents of "Fundamentals of Digital Electronic Technology (Fifth Edition)" include: number system and code system, basic logic algebra, gate circuits, combinational logic circuits, triggers,...
arui1999 Download Centre
Arm C/C++ Compiler
Arm C/C++ Compiler HomeDialogsProjectOptionsCompiler Arm C/C++ Compiler Options dialog for ARM Compiler 5. Preprocessor SymbolsDefine Sets preprocessor symbols which can be checked with#if,#ifdefand#i...
三亚东北人 stm32/stm8
【TI recommended course】#Lecture on basic knowledge of electronic circuits#
//training.eeworld.com.cn/TI/show/course/3818...
hxm3000 TI Technology Forum

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号