CR2512-1W-8871DPT datasheet, PDF

CR2512-1W-8871DPT: DescriptionFixed Resistor, Metal Glaze/thick Film, 1W, 8870ohm, 200V, 0.5% +/-Tol, -100,100ppm/Cel, 2512,; CategoryPassive components The resistor; File Size2MB，6 Pages; ManufacturerVENKEL LTD; Environmental Compliance

Download Datasheet Parametric View All

CR2512-1W-8871DPT Overview

Fixed Resistor, Metal Glaze/thick Film, 1W, 8870ohm, 200V, 0.5% +/-Tol, -100,100ppm/Cel, 2512,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	836505156
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Chip
JESD-609 code	e4
Number of terminals	2
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	0.56 mm
Package length	6.3 mm
Package form	SMT
Package width	3.2 mm
method of packing	TR
Rated power dissipation(P)	1 W
resistance	8870 Ω
Resistor type	FIXED RESISTOR
series	CR
size code	2512
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	-100,100 ppm/°C
Terminal surface	Palladium/Silver (Pd/Ag)
Tolerance	0.5%
Operating Voltage	200 V

Altium16.1 manufacturing output IPC-2581 and odb++ formats are not working: Altium16.1 manufacturing output IPC-2581 and odb++ formats are not possible.Both formats prompt this error, how to solve it?...; xy598646744 PCB Design

Three Key Points to Successfully Solving FPGA Design Timing Problems: Three Key Points to Successfully Solving FPGA Design Timing Problems...; zxopenljx EE_FPGA Learning Park

[CY8CKIT-149 PSoC 4100S Review] + Software Installation and Program Download: [i=s]This post was last edited by DDZZ669 on 2018-11-21 18:19[/i] [md]## Software Installation According to the [CY8CKIT-149 User Manual]([url=https://en.eeworld.com/bbs/forum.php?mod=attachment&aid=M...; DDZZ669 MCU

[Project source code] Modify waveform display color based on FPGA Modelsim: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

Custom IP core: In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...; teleagle FPGA/CPLD

Electromagnetic compatibility design of DSP digital control system: Abstract: Fully digital control has become an inevitable trend in the development of modern power electronic equipment control methods. In order to improve the accuracy and reliability of the control ...; JasonYoo RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components