EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AI-2C128-EU156.250000

Description
LVDS Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AI-2C128-EU156.250000 Overview

LVDS Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN

SIT3521AI-2C128-EU156.250000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145145440958
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.47 ns
Maximum supply voltage3.08 V
Minimum supply voltage2.52 V
Nominal supply voltage2.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
What is the difference between the on and off of a dip switch?
[align=left][color=#333333][font=微软雅黑][size=5][color=#ff0000]Q: Can MY-IMX6-EK314 burn Ubuntu's file system? [/color][/size][/font][/color][/align][align=left][color=#333333][font=微软雅黑][size=5][color=...
明远智睿Lan Analog electronics
"Playing with the board" + Zhou Hangci's book Chapter 6, Example 2
This content is originally created by EEWORLD forum user chenbingjy . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source. I am curre...
chenbingjy Special Edition for Assessment Centres
STM32CubeMX uses LL library to set timer to use external clock mode to control gpio flip
[i=s]This post was last edited by qq825117996 on 2020-9-8 11:56[/i]cube automatically generates initialization function void MX_TIM1_Init(void) {LL_TIM_InitTypeDef TIM_InitStruct = {0};LL_GPIO_InitTyp...
qq825117996 stm32/stm8
Uncle Cat's FPGA Timing Constraint Tutorial
Timing constraints are one of the most basic and important steps in FPGA design, and of course, one of the difficulties. I believe that many friends have had the same experience as me, reading many ar...
arui1999 Download Centre
Where did the official website of lattice's Adder_Subtractor put its IP information? I spent the whole afternoon searching but couldn't find it.
As the title, as shown in the picture, please tell me if you know, thank you, thank you...
这名必没人用 FPGA/CPLD
About the serial port receiving problem of stm32f4
I sent two data 1 and A to STM32 through QT serial port, micropython can receive and return 1 and A, but I can't judge that it is 1 and A when I put it into buf. How can I judge this?...
Alku MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号