VJ0402A120JCAAP datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> VJ0402A120JCAAP

VJ0402A120JCAAP: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.000012uF, 0402,; CategoryPassive components capacitor; File Size173KB，17 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VJ0402A120JCAAP Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.000012uF, 0402,

VJ0402A120JCAAP Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7132574320
package instruction	, 0402
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.000012 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.64 mm
JESD-609 code	e3
length	1.02 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, PAPER, 11.25/13 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
size code	0402
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn)
Terminal shape	WRAPAROUND
width	0.5 mm

Preview

Download Datasheet

View All

VJ Non-Magnetic Series for Reflow Soldering

www.vishay.com

Vishay Vitramon

Surface Mount Multilayer Ceramic Chip Capacitors

for Non-Magnetic Applications (Reflow Soldering)

FEATURES

•

Manufactured with non-magnetic materials

Safety screened for magnetic properties

C0G (NP0) and X7R / X5R dielectrics

Wide range of case sizes, voltage ratings,

and capacitance values

Suitable for reflow assembly methods

Wet built process

Reliable Noble Metal Electrode (NME) system

Material categorization: for definitions of compliance

please see

www.vishay.com/doc?99912

APPLICATIONS

•

Magnetic Resonance Imaging (MRI)

Medical test and diagnostic equipment

Laboratory analysis systems

Navigation and electronic test equipment

Audio amplifiers

ELECTRICAL SPECIFICATIONS

NON-MAGNETIC C0G (NP0)

GENERAL SPECIFICATION

Note

Electrical characteristics at +25 °C unless otherwise specified

NON-MAGNETIC X7R / X5R

GENERAL SPECIFICATION

Note

Electrical characteristics at +25 °C unless otherwise specified

Operating Temperature:

-55 °C to +125 °C

Capacitance Range:

1.0 pF to 39 nF

Voltage Range:

10 V

to 3000 V

Temperature Coefficient of Capacitance (TCC):

0 ppm/°C ± 30 ppm/°C from -55 °C to +125 °C

Dissipation Factor (DF):

0.1 % maximum at 1.0 V

RMS

and

1 MHz for values

≤

1000 pF

0.1 % maximum at 1.0 V

RMS

and

1 kHz for values > 1000 pF

Insulating Resistance:

at +25 °C 100 000 MΩ min. or 1000

ΩF

whichever is less

at +125 °C 10 000 MΩ min. or 100

ΩF

whichever is less

Aging:

0 % maximum per decade

Dielectric Strength Test:

performed per method 103 of EIA 198-2-E.

Applied test voltages

≤

200 V

-rated:

250 % of rated voltage

500 V

-rated:

200 % of rated voltage

630 V

, 1000 V

-rated:

150 % of rated voltage

1500 V

to 3000 V

-rated:

120 % of rated voltage

Operating Temperature:

-55 °C to +125 °C

Capacitance Range:

100 pF to 6.8 μF

Voltage Range:

6.3 V

to 3000 V

Temperature Coefficient of Capacitance (TCC):

X5R: ± 15 % from -55 °C to +85 °C, with 0 V

applied

X7R: ± 15 % from -55 °C to +125 °C, with 0 V

applied

Dissipation Factor (DF):

≤

6.3 V, 10 V ratings: 5 % maximum at 1.0 V

RMS

and 1 kHz

16 V, 25 V ratings: 3.5 % maximum at 1.0 V

RMS

and 1 kHz

≥

50 V ratings: 2.5 % maximum at 1.0 V

RMS

and 1 kHz

Insulating Resistance:

at +25 °C 100 000 MΩ min. or 1000

ΩF

whichever is less

at +125 °C 10 000 MΩ min. or 100

ΩF

whichever is less

Aging Rate:

1 % maximum per decade

Dielectric Strength Test:

performed per method 103 of EIA 198-2-E.

Applied test voltages

≤

200 V

-rated:

250 % of rated voltage

500 V

-rated:

min. 150 % of rated voltage

630 V

DC,

1000 V

-rated: min. 120 % of rated voltage

1500 V

, 3000 V

-rated:

120 % of rated voltage

Revision: 15-Jan-2021

Document Number: 45227

For technical questions, contact:

mlcc@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT

www.vishay.com/doc?91000

Recommended Resources

Primary input amplifier circuit diagram

Sound control switch circuit diagram

battery voltage monitor

Portable thyristor charger circuit

Isolated photodiode amplifier circuit

Recording circuit for photomultiplier output

[nRF52840 DK Review] +52840 NFC (Part 2): Burn the project in the nRF5_SDK_15.2.0_9412b96\examplesfcecord_text folder to 52840 and read it through NXP's pn532:The data of the NFC block is shown in the red line: Hello World![code]static ret_co...; lehuijie RF/Wirelessly

What domestic chips are needed to DIY a fast-charging chromium iron or an electric chromium iron that works as a laptop power supply?: I usually use the soldering station below to solder things. Sometimes, if I need to work outside, it is not convenient to carry such a large thing, so I will bring a 220V soldering iron. Some of the s...; littleshrimp Domestic Chip Exchange

Bluetooth module communicates with mobile phone: I have done an experiment on Zigbee communication, which requires communication between the Bluetooth module and the mobile phone Bluetooth module to receive RSSI. For a long time, the problem of garb...; Aguilera RF/Wirelessly

The compilation of the program sent by serial communication always fails: module UARTMYSELF (input CLOCK,RESET,output TXD,input iCall,output oDone,input [7:0]iData );parameter B115K2=9'd434;reg[3:0]i;reg[8:0]C1;reg[10:0]D1;reg rTXD;reg isDone;always@(posedge CLOCK or negedg...; 星星brisk FPGA/CPLD

Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers?: RTRT Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers? Now I find that some designs only have clearance below the layer where the crystal osci...; se7ens Analog electronics

Lecture 2 Introduction to SOPC development process and development platform.pdf: Lecture 2 Introduction to SOPC development process and development platform.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components