EEWORLDEEWORLDEEWORLD

Part Number

Search

C1210Z5U500-103MSN6U

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 20% +Tol, 20% -Tol, Z5U, -56/+22% TC, 0.01uF, 1210,
CategoryPassive components    capacitor   
File Size1022KB,14 Pages
ManufacturerVENKEL LTD
Environmental Compliance
Download Datasheet Parametric View All

C1210Z5U500-103MSN6U Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 20% +Tol, 20% -Tol, Z5U, -56/+22% TC, 0.01uF, 1210,

C1210Z5U500-103MSN6U Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instruction, 1210
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.01 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.905 mm
JESD-609 codee3
length3.2 mm
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature10 °C
Package formSMT
method of packingTR, 13 Inch
positive tolerance20%
Rated (DC) voltage (URdc)50 V
seriesC
size code1210
Temperature characteristic codeZ5U
Temperature Coefficient-56/+22% ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width2.489 mm
Ceramic Chip Capacitors
Multilayer chip capacitors have a low residual inductance, an excellent frequency
response and minimal stray capacitance since there are no leads. These characteristics
enable design to be very close to the theoretical values of the capacitors.
NP0/C0g:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
25°C
50°C
75°C
100°C
125°C
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
-55°C to +125°C
0 ±30PPM/°C
0 ±30PPM/°C
0.1% MAX.
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
None
>2.5 times VDCW
1MHz ± 100KHz at 1.0 ± 0.2 Vrms
100 pF, 25°C
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
B,C,D,F,G,J,K
-55°C to +125°C
0 ±15%∆°C MAX.
X7R not applicable
For 50 volts and 100 volts: 2.5% MAX.;
For 25 Volts 3.5 %( 0201, 0402, 0603, sizes
If 7% Max, for Values
0.33uF) for 16 Volts: 3.5% Max (except 0402
0.33uF & 0603
0.15uF DF is 5% Max)
For 10 Volts: 5% Max
For 6.3 Volts: 10% Max
For Values
10uF For all voltage offerings, the DF is 10% Max
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
J,K,M
-55°C to +85°C
0 ±15%∆°C MAX.
X5R not applicable
For 50 Volts and 100 Volts 2.5% Max
For 25 Volts: 3.5% Max (0201, 0402, 0603,
0.33uF DF is 7% Max)
For 16 Volts: 3.5% Max (except 0402
0.33uF & 0603
0.15uF DF is
5% Max)
For 10 Volts 5.0% Max; For 4.0 Volts and 6.3Volts: 10% Max
For values
10uF the D.F. is 10% Max.
>1000 ohms F or 100 G ohms, whichever is less
at 25°C, VDCW. (10,000 ohms at 125°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHZ ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
K,M
+10°C to +85°C
+22% - 56%∆°C MAX.
4.0% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 0.5 ± 0.1 Vrms, 25°C
M,Z
-30°C to +85°C
+22% - 82%∆°C MAX.
For 25 volts and 50 volts: 5% MAX.;
For 16 volts: 7% MAX.; For 10 volts: 9% MAX.;
For 6.3 volts: 11% MAX.
For higher Cap values > 10µF, the D.F. is 20% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
7% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms, 25°C
M,Z
X7R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
25°C
50°C
75°C
100°C
125°C
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
X5R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
25°C
50°C
75°C
100°C
125°C
Z5U:
20%
0%
-20%
-40%
-60%
-80%
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
-55°C
-25°C
0°C
25°C
50°C
75°C
100°C
125°C
Y5V:
40%
20%
0%
-20%
-40%
-60%
-80%
-100%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
25°C
50°C
75°C
100°C
125°C
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
5
1KHz ± 100Hz at 1.0 ± 0.2 Vrms
<
10uF (10 V min.)
1KHz ± 100Hz at 0.5 ± 0.1 Vrms
<
10uF (6.3V max.)
120Hz ± 24Hz at 0.5 ± 0.1 Vrms
10uF
All components in this section are RoHS compliant per the EU directives and definitions.
*
Test parameters for High Value Caps - X7R, X5R and Y5V:
TMS320F28335 project development record 11_28335 storage system
[size=4]TMS320F28335 has 256K×16-bit FLASH, 34K×16-bit SRAM, 8K×16-bit BOOT ROM, and 2K×16-bit OPT ROM. [/size] [size=4]1. SARAM on TMS320F28335 [/size] [size=4] [/size] [size=4]TMS320F28335 has 34K×1...
灞波儿奔 Microcontroller MCU
Things you must know about Gallium Nitride (GaN): Technology (Part 2)!
[align=left][size=4]In the previous article about things you must know about gallium nitride (GaN), everyone has a deep understanding of how to use GaN technology to achieve 5G communication, why 5G c...
alan000345 RF/Wirelessly
MC34063A step-down circuit chip cooling
I would like to ask you, standard MC34063A step-down, 8V input, voltage division 1.56K and 4.7K, output 5V to drive 4-digit digital tube, set to display 38.88, the chip temperature rises slightly, the...
上海能野电气 Power technology
SinlinxA33 Simple QT control LED (io control)
[i=s] This post was last edited by babyking on 2019-1-9 13:08 [/i] [size=5]You need to have read [/size][size=5] "SinlinxA33 builds Qt App development environment to write helloworld" "Core Lingsi Sin...
babyking Embedded System
Can CycloneIII FPGA lock JTAG?
I recently disassembled a thermal imaging camera from BMW. The FPGA inside is ALTERA's EP3C25U256A7N. I want to try to reverse engineer the PCB and directly develop on this FPGA. The PCB seems to have...
littleshrimp FPGA/CPLD
"Playing with the board" + Yu Zhennan's STM32 development board experiment 3
This content is originally created by EEWORLD forum user chenbingjy . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source. Chapter 7 ...
chenbingjy Special Edition for Assessment Centres

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号