EEWORLDEEWORLDEEWORLD

Part Number

Search

5V49EE904NLGI

Description
5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32
Categorysemiconductor    logic   
File Size443KB,29 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric Compare View All

5V49EE904NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5V49EE904NLGI - - View Buy Now

5V49EE904NLGI Overview

5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32

5V49EE904NLGI Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals32
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.46 V
Minimum supply/operating voltage3.14 V
Rated supply voltage3.3 V
Processing package description0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-32
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
packaging shapeSQUARE
Package SizeChip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
surface mountYes
Terminal formNO
Terminal spacing0.5000 mm
terminal coatingMATTE Tin
Terminal locationFour
Packaging MaterialsUNSPECIFIED
Temperature levelINDUSTRIAL
series5V
Output characteristics3-ST
Enter conditionsMUX
Logic IC typePhase locked loop clock driver
Number of inverted outputs0.0
Real output number7
Maximum same-side bending0.0750 ns
Max-Min frequency200 MHz
DATASHEET
EEPROM PROGRAMMABLE CLOCK GENERATOR
Description
The IDT5V49EE904 is a programmable clock generator
intended for high performance data-communications,
telecommunications, consumer, and networking
applications. There are four internal PLLs, each individually
programmable, allowing for four unique non-integer-related
frequencies. The frequencies are generated from a single
reference clock. The reference clock can come from one of
the two redundant clock inputs. A glitchless automatic or
manual switchover function allows any one of the redundant
clocks to be selected during normal operation.
The IDT5V49EE904 is in-system, programmable and can
be programmed through the use of I
2
C interface. An
internal EEPROM allows the user to save and restore the
configuration of the device without having to reprogram it on
power-up.
Each of the four PLLs has an 7-bit reference divider and a
12-bit feedback divider. This allows the user to generate
four unique non-integer-related frequencies. The PLL loop
bandwidth is programmable to allow the user to tailor the
PLL response to the application. For instance, the user can
tune the PLL parameters to minimize jitter generation or to
maximize jitter attenuation. Spread spectrum generation
and/or fractional divides are allowed on two of the PLLs.
There are a total of six 8-bit output dividers. The outputs are
connected to the PLLs via a switch matrix. The switch
matrix allows the user to route the PLL outputs to any
output bank. This feature can be used to simplify and
optimize the board layout. In addition, each output's slew
rate and enable/disable function is programmable.
IDT5V49EE904
Features
Four internal PLLs
Internal non-volatile EEPROM
Fast (400kHz) mode I
2
C serial interface
Input frequency range: 1 MHz to 200 MHz
Output frequency range: 4.9 kHz to 200 MHz
Reference crystal input with programmable linear load
capacitance
– Crystal frequency range: 8 MHz to 50 MHz
Four independently controlled VDDO (1.8V - 3.3V)
Each PLL has a 7-bit reference divider and a 12-bit
feedback-divider
8-bit output-divider blocks
Fractional division capability on one PLL
Two of the PLLs support spread spectrum generation
capability
I/O Standards:
– Outputs - 1.8 - 3.3 V LVTTL/ LVCMOS
– Inputs - 3.3 V LVTTL/ LVCMOS
Programmable slew rate control
Programmable loop bandwidth
Programmable output inversion to reduce bimodal jitter
Redundant clock inputs with glitchless auto and manual
switchover options
Individual output enable/disable
Power-down mode
3.3V core V
DD
Available in VFQFPN package
-40 to +85 C Industrial Temp operation
IDT®
EEPROM PROGRAMMABLE CLOCK GENERATOR
1
IDT5V49EE904
REV H 022310

5V49EE904NLGI Related Products

5V49EE904NLGI IDT5V49EE904 5V49EE904NLGI8
Description 5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32 5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32 5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32
Number of functions 1 1 1
Number of terminals 32 32 32
Maximum operating temperature 85 Cel 85 Cel 85 Cel
Minimum operating temperature -40 Cel -40 Cel -40 Cel
Maximum supply/operating voltage 3.46 V 3.46 V 3.46 V
Minimum supply/operating voltage 3.14 V 3.14 V 3.14 V
Rated supply voltage 3.3 V 3.3 V 3.3 V
Processing package description 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-32 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-32 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-32
Lead-free Yes Yes Yes
EU RoHS regulations Yes Yes Yes
state ACTIVE ACTIVE ACTIVE
packaging shape SQUARE SQUARE SQUARE
Package Size Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
surface mount Yes Yes Yes
Terminal form NO NO NO
Terminal spacing 0.5000 mm 0.5000 mm 0.5000 mm
terminal coating MATTE Tin MATTE Tin MATTE Tin
Terminal location Four Four Four
Packaging Materials UNSPECIFIED UNSPECIFIED UNSPECIFIED
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL
series 5V 5V 5V
Output characteristics 3-ST 3-ST 3-ST
Enter conditions MUX MUX MUX
Logic IC type Phase locked loop clock driver Phase locked loop clock driver Phase locked loop clock driver
Number of inverted outputs 0.0 0.0 0.0
Real output number 7 7 7
Maximum same-side bending 0.0750 ns 0.0750 ns 0.0750 ns
Max-Min frequency 200 MHz 200 MHz 200 MHz
TWS earphones product display
After several months of research and development, testing, it is finally put into production and sold online. I am so happy! Show the following pictures:...
Fred_1977 Talking
Access to register of unclocked peripheral at 0x40010C00 cause BUS_FAULT What...
[color=#333333][font="][size=14px]For the same schematic, stm32f103test.hex and 10.hex files are loaded respectively. Loading stm32f103test.hex file can simulate normally, but loading 10.hex file give...
csz9981 stm32/stm8
Renesas CPK-RA6M4 Development Board Review ---- CAN
[i=s]This post was last edited by chen@peng on 2022-5-21 10:44[/i]The main content of this evaluation is the CAN communication of RAM4You can learn the basic knowledge of CAN communication by yourself...
chen@peng Renesas Electronics MCUs
There is a sound when the flyback power supply is turned off. Is it a problem with the circuit or the transformer? How to fix it?
[i=s]This post was last edited by Baboerben on 2021-12-31 14:20[/i]The flyback power supply has a 40W/220V output. When it is turned off, there is a sound. Is it a transformer problem or a circuit pro...
灞波儿奔 Power technology
FAQ_How to quickly confirm the power consumption in different modes of S2-LP
Author: ST Engineer Click to download the pdf document:question When the customer's S2-LP design is completed, it is generally necessary to evaluate the actual power consumption of the S2-LP in variou...
nmg ST - Low Power RF
Last week: 100 sets of Pingtouge RISC-V development kits are waiting for you, share and win a 100 yuan red envelope
Last week, last week, hurry up if you want to sign up 100 sets of Pingtouge low-power RISC-V ecological development board - RVB2601 , worth 390 yuan , are coming. Submit your ideas now and you will ha...
nmg XuanTie RISC-V Activity Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号