HTSHR-225-D-04-A-GT-LT datasheet, PDF

HTSHR-225-D-04-A-GT-LT: DescriptionBoard Connector, 50 Contact(s), 2 Row(s), Male, Right Angle, 0.079 inch Pitch, Solder Terminal, Receptacle; CategoryThe connector The connector; File Size264KB，1 Pages; ManufacturerMajor League Electronics; Websitehttp://www.mlelectronics.com/

Download Datasheet Parametric View All

HTSHR-225-D-04-A-GT-LT Overview

Board Connector, 50 Contact(s), 2 Row(s), Male, Right Angle, 0.079 inch Pitch, Solder Terminal, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	NONE
body width	0.158 inch
subject depth	0.188 inch
body length	1.975 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (10) OVER NICKEL (50)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	TSHR
Plug contact pitch	0.079 inch
Match contact row spacing	0.079 inch
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	250 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.0066 mm
Plating thickness	10u inch
Rated current (signal)	2 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.16 inch
Terminal pitch	2.0066 mm
Termination type	SOLDER
Total number of contacts	50

Recruiting Procast part-time teachers: Recruiting part-time lecturers or technical support personnel in related fields such as Procast, short-term training or technical support, weekends.Beijing, Shanghai, Guangzhou, Shenzhen, Chengdu, Wuh...; zkxr20 Recruitment

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Weekly highlights: 2018.11.12-2018.11.18: [size=4]Another week has passed, time flies by so fast. Let's take a look at the highlights of the past week! [/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4]...; okhxyyo Talking

Seven Design Questions About Digital Isolators: By Luke Trowbridge, Texas Instruments Searching for more information about digital isolators? We’re here to help. Based on feedback from the TI E2E Community, we’ve compiled a list of the most common ...; alan000345 TI Technology Forum

GD32E230C Test 3: Is the MCU running memory insufficient in this case?: When I was debugging a blood oxygen heart rate module, the program would compile with an error as soon as this module was added, as shown in the following figure. Is it because the memory space for th...; hujj GD32 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components