QL24X32B-0CG68M883C datasheet, PDF

Datasheet> All Categories > QL24X32B-0CG68M883C

Preview

QL24X32B-0CG68M883C: DescriptionMilitary 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA; File Size318KB，16 Pages; ManufacturerETC1

Download Datasheet View All

QL24X32B-0CG68M883C Overview

Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA

Preview

Download Datasheet

View All

Military 5.0V pASIC 1 Family

Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA

Military 5.0V pASIC 1 Family

EVICE

IGHLIGHTS

Device Highlights

Features

EATURES

Total of 180 I/O pins

Very High Speed

ViaLink“ metal-to-metal programmable technol-

ogy, allows counter speeds over 150 MHz and

logic cell delays of under 2 ns at 5V, and over 80

MHz at 3.3V operation.

-172 Bidirectional Input/Output pins

-6 Dedicated Input/High-Drive pins

-2 Clock/Dedicated input pins with fanout-

independent, low-skew clock networks

-PCI 2.1 Compliant I/Os

High Usable Density

Up to a 24-by-32 array of 768 logic cells provides

22,000 usable PLD gates in 208-pin PQFP and

208-pin CQFP packages.

Input + logic cell + output delays under 6 ns

Chip-to-chip operating frequencies up to 110 MHz

Internal state machine frequencies up to 150 MHz

Clock skew < 0.5 ns

Input hysteresis provides high noise immunity

Built-in scan path permits 100% factory testing of

logic and I/O cells and functional testing with Auto-

matic Test Vector Generation (ATVG) software

after programming

208 pin PQFP pin for pin compatible with the

208 CQFP

0.65µ CMOS process with ViaLink programming

technology

PCI-Output Drive

Fully PCI 2.1 compliant input/output capability.

(including drive current)

Device

ASIC

Gates

PLD

Gates

Package

Max

I/O

Qualification

Level

SMD

5962-

QL8x12B

QL12x16B

QL16x24B

QL24x32B

1,000

2,000

4,000

8,000

2,000

4,000

7,000

14,000

68CPGA

84CPGA

144CPGA

160 CQFP

208CQFP

208PQFP

122

180

M, /883

96836

95599

96837

M = Military Temperature (-55 to +125 degrees C)

/883 = MIL-STD-883 qualified

TABLE 1: Selector Table

Rev B

8-7

Recommended Resources

BTL type amplifier circuit diagram and characteristics

DC power monitor

Output voltage expansion circuit a

Transistor DC double boost circuit

AM receiver AGC circuit

Integrated regulated power supply with fixed negative output to protect the input from short-circuit when using large capacitive loads

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components