C1210R564J3RACT100 datasheet, PDF

C1210R564J3RACT100: DescriptionCeramic Capacitor, Ceramic,; CategoryPassive components capacitor; File Size2MB，21 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

C1210R564J3RACT100 Overview

Ceramic Capacitor, Ceramic,

Parameter Name	Attribute value
Maker	KEMET
package instruction	, 1210
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	0.56 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.55 mm
JESD-609 code	e3
length	3.3 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	175 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Embossed Plastic, 7 Inch
positive tolerance	5%
Rated (DC) voltage (URdc)	25 V
size code	1210
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND
width	2.6 mm

National Undergraduate Electronic Design Competition Commonly Used Modules and Related Devices Data Album: [i=s]This post was last edited by Rambo on 2019-7-16 09:49[/i]A collection of commonly used modules and related device data for the National Undergraduate Electronic Design Competition. 114 high-quali...; 兰博 Electronics Design Contest

Designing 3G mobile phones requires choosing the best IC integration method: SiPs and SoCs are currently in vogue. Understand whether they''re right for your design.(www.52rd.com)By Bill Krenik, Dennis Buss, and Peter Rickert, Texas Instruments The era of the voice-only mobile...; fly RF/Wirelessly

TOP223 chip: Looking for drawing software suitable for TOP223 chip...; 生气的青柠 Analog electronics

The concept and basic principle of PWM "dead zone": [size=4] Dead zone means that after the upper half bridge is turned off, the lower half bridge is turned on after a delay of a period of time, or after the lower half bridge is turned off, the upper h...; qwqwqw2088 Analogue and Mixed Signal

Effects of Improper Use of Derived Clocks on Logic Timing: After the project code is compiled, the following information is printed: Info: Clock "CLK48M" has Internalfmax of 67.47 MHz between source register "GLUE_LGC:glue|MCLK" and destination register "img_...; Jacktang DSP and ARM Processors

Consulting on segment LCD issues: That is, the address of SEG0 and SEG1 is 00H. If I want to light up all segments of 5, but the upper four bits of 5 are at address 04H, and the lower four bits are at address 05H. It is inconvenient t...; 一百年后的自己 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components