Loadable PLD, CMOS, PQFP100, TQFP-100
Parameter Name | Attribute value |
Maker | Altera (Intel) |
Parts packaging code | QFP |
package instruction | LFQFP, |
Contacts | 100 |
Reach Compliance Code | unknow |
Other features | 282 FLIP FLOPS; 208 LOGIC ELEMENTS; BUILT-IN JTAG BOUNDARY-SCAN TEST CIRCUITRY |
JESD-30 code | S-PQFP-G100 |
JESD-609 code | e3 |
length | 14 mm |
Dedicated input times | 4 |
Number of I/O lines | 74 |
Number of terminals | 100 |
Maximum operating temperature | 85 °C |
Minimum operating temperature | -40 °C |
organize | 4 DEDICATED INPUTS, 74 I/O |
Output function | REGISTERED |
Package body material | PLASTIC/EPOXY |
encapsulated code | LFQFP |
Package shape | SQUARE |
Package form | FLATPACK, LOW PROFILE, FINE PITCH |
Programmable logic type | LOADABLE PLD |
Certification status | Not Qualified |
Maximum seat height | 1.27 mm |
Maximum supply voltage | 5.5 V |
Minimum supply voltage | 4.5 V |
Nominal supply voltage | 5 V |
surface mount | YES |
technology | CMOS |
Temperature level | INDUSTRIAL |
Terminal surface | MATTE TIN |
Terminal form | GULL WING |
Terminal pitch | 0.5 mm |
Terminal location | QUAD |
width | 14 mm |