MOMEX-12L1301 datasheet, PDF - EEWORLD Datasheet

MOMEX-12L1301: DescriptionSwitch, 1525nm Min, 1610nm Max, 1X2 Port, FC/PC Connector, Through Hole Mount, 17.30 X 10.40 MM, 8.20 MM HEIGHT, PACKAGE-6; CategoryWireless rf/communication Optical fiber; File Size203KB，4 Pages; ManufacturerJDS Uniphase Corporation ( VIAVI ); Websitehttp://www.jdsu.com/index.html

Download Datasheet Parametric View All

MOMEX-12L1301 Overview

Switch, 1525nm Min, 1610nm Max, 1X2 Port, FC/PC Connector, Through Hole Mount, 17.30 X 10.40 MM, 8.20 MM HEIGHT, PACKAGE-6

Parameter Name	Attribute value
Maker	JDS Uniphase Corporation ( VIAVI )
Reach Compliance Code	unknow
Other features	IT ALSO HAS COMMUNICATION STANDARD-TELCORDIA-GR-1073-CORE
body width	10.4 mm
body height	8.2 mm
Body length or diameter	17.3 mm
Communication standards	TELCORDIA-GR-1221-CORE
Connection Type	FC/PC CONNECTOR
Crosstalk	65 dB
Fiber optic equipment types	SWITCH
Fiber type	SMF-28
Maximum insertion loss	0.5 dB
Installation features	THROUGH HOLE MOUNT
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum operating wavelength	1610 nm
Minimum operating wavelength	1525 nm
Nominal operating wavelength	1563 nm
Maximum optical input power	500 mW
optical life	10000000 Cycle(s)
Port configuration	1X2
minimum return loss	50 dB
surface mount	NO
Switch action	LATCHING
switching speed	2.5 ms
switching voltage	5 V

[Environmental Expert's Smart Watch] Part 13: Storing various data in EEPROM: [i=s]This post was last edited by w494143467 on 2021-6-27 15:56[/i]1 Introduction Since it is a watch, it must have the function of storing data. There is an onboard [N24RF64] chip, which can be used ...; w494143467 onsemi and Avnet IoT Innovation Design Competition

Issues to be paid attention to when calculating parameters of analog electronic circuits: In the process of circuit design, some parameters must be calculated before selecting components, such as resistance, capacitance, oscillation frequency in oscillation circuit; amplification factor, b...; fighting Analog electronics

FPGA back-engineering application example - checking code: [align=center][b][font=宋体][size=6]FPGA reverse deduction method application example - check code[/size][/font][/b][/align][align=left][font=宋体][size=5]For IT-related practitioners, reading other peopl...; njiggih FPGA/CPLD

Behavioral modeling sequential logic circuit (two-input AND gate) source code and test code: Source code:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge clk) //Rising edge triggeredbegin...; zxopenljx FPGA/CPLD

Hardware testing method for TI-CC chip: Brief description Forced to do something that is meaningless to the current direction, we can only grab some meaning from it.Based on TI's test software smartRF studio, the hardware needs to reserve V...; 火辣西米秀 Wireless Connectivity

Positioning alarm system built with radio transceiver module: 1. System composition: Each miner carries a radio transmitter module to detect the gas and dust concentration at the workplace in a timely manner and send the detection data to the radio receiver modu...; dwzt Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components