EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

E3UAAS-FREQ2-CE

Description
QUARTZ CRYSTAL RESONATOR, 5 MHz - 5.999 MHz, ROHS COMPLIANT, RESISTANCE WELDED PACKAGE-3
CategoryPassive components    Crystal/resonator   
File Size125KB,3 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance
Download Datasheet Parametric View All

E3UAAS-FREQ2-CE Overview

QUARTZ CRYSTAL RESONATOR, 5 MHz - 5.999 MHz, ROHS COMPLIANT, RESISTANCE WELDED PACKAGE-3

E3UAAS-FREQ2-CE Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerECLIPTEK
package instructionROHS COMPLIANT, RESISTANCE WELDED PACKAGE-3
Reach Compliance Codecompli
Other featuresAT-CUT CRYSTAL
Ageing5 PPM/YEAR
Crystal/Resonator TypeSERIES - FUNDAMENTAL
Drive level1000 µW
frequency stability0.01%
frequency tolerance50 ppm
JESD-609 codee3
Manufacturer's serial numberE3U
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency5.999 MHz
Minimum operating frequency5 MHz
Maximum operating temperature70 °C
Minimum operating temperature
physical sizeL11.18XB4.7XH3.68 (mm)/L0.44XB0.185XH0.145 (inch)
Series resistance150 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
FAQ_How to test Mesh low power nodes
Author: Lucien KUANG, ST engineerClick to download the pdf document to view:Keywords: BlueNRG-1, BlueNRG-2, Mesh, low power consumptionQuestion: After getting our boards, many friends want to know whe...
nmg ST - Low Power RF
STM32F207
Our company has authentic original factory order (Mouser) stm32f207vet6 1000pcs price preferential, WeChat 1875387499...
chlegay stm32/stm8
How to Suppress Zero Drift in Direct-Coupled Amplifier Circuits
0 Introduction Direct coupling is the simplest way to connect stages. It is to directly connect the input of the latter stage with the output of the previous stage. The coupling method in which the ou...
led2015 Power technology
FPGA Implementation of Digital Signal Processing.pdf
FPGA Implementation of Digital Signal Processing.pdf...
zxopenljx EE_FPGA Learning Park
Phase-Locked Loop (PLL) Basics
Phase-Locked Loop (PLL) Basics A phase-locked loop is a feedback system in which a voltage-controlled oscillator (VCO) and a phase comparator are connected so that the oscillator can maintain a consta...
qwqwqw2088 Analogue and Mixed Signal
Mir MYC-YT507 development board review: review video summary
Mir MYC-YT507 development board review: unboxing, onboard resources introduction and mirroring experienceMir MYC-YT507 development board review: Play NES games with the FamicomMir MYC-YT507 developmen...
qinyunti Domestic Chip Exchange

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号