NHI-15LV650ETGW datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> NHI-15LV650ETGW

NHI-15LV650ETGW: DescriptionMil-Std-1553 Controller, 1 Channel(s), 0.125MBps, CMOS, PQFP68, 24.13 X 24.13 MM, 4.19 MM HEIGHT, QFP-68; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，6 Pages; ManufacturerNational Hybrid Incorporated

Download Datasheet Parametric View All

NHI-15LV650ETGW Overview

Mil-Std-1553 Controller, 1 Channel(s), 0.125MBps, CMOS, PQFP68, 24.13 X 24.13 MM, 4.19 MM HEIGHT, QFP-68

NHI-15LV650ETGW Parametric

Parameter Name	Attribute value
Maker	National Hybrid Incorporated
Parts packaging code	QFP
package instruction	QFP,
Contacts	68
Reach Compliance Code	unknow
boundary scan	NO
Bus compatibility	PCI
maximum clock frequency	20 MHz
Maximum data transfer rate	0.125 MBps
JESD-30 code	S-PQFP-G68
low power mode	NO
Number of serial I/Os	1
Number of terminals	68
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Certification status	Not Qualified
Maximum supply voltage	3.45 V
Minimum supply voltage	3.15 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal location	QUAD
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

Multi-Protocol Mil-Std-Data Bus Interface

Model #

NHI-156XXET

The NHi Ceramic family of Mil-Std-1553

terminals address the requirements for

small, cost effective, reliable terminals

suitable for critical military applications.

The Ceramic family is designed as an

autonomous interface between a host

processor and the terminal that unbur-

dens the CPU. The ET versions function

as a programmable BC/RT/MT or simul-

taneous MT/RT. The RT devices operate

as Remote Terminal only.

FEATURES

•

Dimensions: 0.95 x 0.95 inches

•

Footprint Less Than 1 Square Inch

•

68 Pin Ceramic QFP

•

+3.3V or +5V NHi Monolithic Transceivers

3.3V Logic

•

Low Power CMOS Interface

•

Multi-Protocol Interface

•

PCI bus or Local Bus Subsystem Interface

•

20 MHz Clock

•

Dual Port Double Buffered 64K x 16 SRAM

•

BC-RT-MT-MT/RT Terminals

•

RT-Only Terminals

ISO 9001 : 2000 Certified

Recommended Resources

Dual tone electronic doorbell circuit

C618K-1 ordinary lathe electrical wiring diagram

Automobile antenna automatic telescopic control circuit

Using KC581C as a black and white TV airport scanning circuit

845E computer motherboard circuit diagram_60

Light control, single button switch wall base circuit

NUCLEO_G431RB Review - SPI Operation of SSD1306, OLED: Thanks to EEWORLD and ST for providing the development board information address I have an OLED SPI LCD with SSD1306 control chip. I use this SSD1306 OLED board to test the SPI operation of STM32G431 ...; bigbat stm32/stm8

FPGA/CPLD popular data download collection: Verilog HDL Advanced Digital Design (Second Edition) https://download.eeworld.com.cn/detail/sigma/615037Huawei FPGA Design Collection https://download.eeworld.com.cn/detail/夜火易星辰aa/623783Verilog Digit...; arui1999 Download Centre

2022 Digi-Key Innovation Design Competition + Unboxing: I just received the goods sent by Digi-Key Electronics today, so I'm posting an unboxing post with many pictures prepared, and by the way testing the usage of the STM32F7508-DK development board.The d...; 流行科技 DigiKey Technology Zone

EEWORLD University Hall----Radiation Hardness Assurance (RHA) Process of TI Space Products: TI space product radiation hardness assurance (RHA) process : https://training.eeworld.com.cn/course/4966...; wanglan123 Power technology

How do I input an external clock signal into CC2530?: I plan to remove the original 32M crystal oscillator of CC2530 and use FPGA to generate a new 32M clock signal as the crystal oscillator. I want to use a coaxial cable to connect FPGA and CC2530. How ...; 读书运动少上网 RF/Wirelessly

Playing with Zynq Serial 29——[ex51] Making the boot file BOOT.bin of the naked running program: 1 OverviewLoading Zynq 's naked program is much simpler than making Linux 's SD card boot file.Just put a BOOT.bin file in the FAT32 formatted SD card . As shown in the figure, BOOT.bin needs to conta...; ove学习使我快乐 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components