VJ1210Y104JXCMT datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> VJ1210Y104JXCMT

VJ1210Y104JXCMT: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 200V, X7R, 0.1uF, SURFACE MOUNT, 1210, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size76KB，4 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VJ1210Y104JXCMT Overview

CAPACITOR, CERAMIC, MULTILAYER, 200V, X7R, 0.1uF, SURFACE MOUNT, 1210, CHIP, ROHS COMPLIANT

VJ1210Y104JXCMT Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Vishay
package instruction	, 1210
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.1 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e3
Manufacturer's serial number	VJ
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, PLASTIC, 7 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	200 V
size code	1210
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

VJ X7R High Voltage

Vishay Vitramon

Multilayer Ceramic Chip Capacitors

FEATURES

•

High voltage ratings

•

Low ESR designs

•

Ideal for surge suppression and high voltage

applications

RoHS

COMPLIANT

GENERAL SPECIFICATIONS

NOTE:

Electrical characteristics at + 25 °C unless otherwise

specified

Capacitance Range:

330 pF to 1.8 µF

Temperature Coefficient of Capacitance (TCC):

± 15 % from - 55 °C to + 125 °C

Dissipation Factor (DF):

2.5 % maximum at 1.0 Vrms and 1 kHz

Aging Rate:

1 % maximum per decade

Insulation Resistance (IR):

At + 25 °C and rated voltage 100 000 MΩ minimum or

1000

ΩF,

whichever is less

At + 125 °C and rated voltage 10 000 MΩ minimum or

100

ΩF,

whichever is less

Dielectric Withstanding Voltage (DWV):

This is the maximum voltage the capacitors are tested for

a 1 to 5 second period and the charge/discharge current

does not exceed 50 mA

≤

200 V DC: DWV at 250 % rated voltage

500 V DC: DWV at 200 % rated voltage

630 V DC: DWV at 150 % rated voltage

1000 V DC: DWV at 150 % rated voltage

ORDERING INFORMATION

VJ1812

CASE

CODE

472

TERMINATION

DC VOLTAGE

RATING

MARKING

PACKAGING

###

PROCESS

CODE

DIELECTRIC CAPACITANCE CAPACITANCE

TOLERANCE

NOMINAL

CODE

Y = X7R

Expressed in

picofarads

(pF). The first

two digits are

significant, the

third is a

multiplier.

Examples:

472 = 4700 pF

J=±5%

K = ± 10 %

M = ± 20 %

0603

0805

1206

1210

1808

1812

1825

2220

2225

3640

X = Ni barrier

100 % tinplated

F = AgPd

C = 200 V

E = 500 V

L = 630 V

G = 1000 V

A = Unmarked

M = Marked

T = 7” reel/plastic tape

C = 7” reel/paper tape

R = 11 1/4” reel/plastic tape

P = 11 1/4” reel/paper tape

O = 7” reel/flamed paper tape

I = 11 1/4”/13” reel/flamed paper tape

NOTE:

“I” and “O” is used for

“F” termination

Note

1. DC voltage rating should not be exceeded in application

3. Process Code may be added with up to three digits, used to control non-standard products and/or special requirements

Document Number 45074

Revision 27-Apr-06

For technical questions contact MLCC@vishay.com

www.vishay.com

Recommended Resources

ACS402-5SB4 typical application circuit diagram

Simple and practical air conditioning indoor fan control circuit diagram

STK1059 audio IC circuit diagram

OV starting regulated power supply

RF signal automatic cycle monitoring controller

Phase detection voltage measurement circuit

After IRAM2 default is checked in Keil Options Target, I cannot __attribute__ at() here?: Are IRAM default and NoInit checked in keil? What does it mean for this RAM area?...; oyhprince stm32/stm8

UWB positioning principle diagram and text explanation, telling you how UWB ultra-wideband achieves indoor positioning: First of all, UWB is short for Ultra Wide Band, which is a carrier-free communication technology. UWB does not use a carrier, but uses a short energy pulse sequence, and expands the pulse into a frequ...; 兰博 RF/Wirelessly

[ESP32-Korvo Review] Five: Eclipse Compilation Environment: [i=s]This post was last edited by Digital Leaf on 2021-2-24 20:40[/i]After learning TTS in the previous article, I found that although esp-idf is easy to compile, it is a bit inconvenient when it come...; 数码小叶 Domestic Chip Exchange

Signal gain and noise gain of op amp: The concept of noise gain is rarely used in our daily designs, because it is usually not that important, and ignoring it will not have much impact on our design, so we rarely consider it. But sometime...; 灞波儿奔 Analogue and Mixed Signal

I would like to ask you, when using Modelsim simulation in Qartus, there are non-synthesizable statements in the testbench file, and the compilation fails. ..: I would like to ask you, when using Modelsim simulation in Qartus, there are non-synthesizable statements in the testbench file, and the compilation fails. .....; lza5008 Suggestions & Announcements

How to check the number of bytes occupied by the written code, memory usage, and stack overflow when using IAR for MSP430: [size=4]In the tool options, there is an option. There is a message option. Select ALL [/size] [size=4] [/size] [size=4]After the compilation is completed, IAR will give how much code and RAM are occu...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components