1206CA161J4Z9A datasheet, PDF - EEWORLD Datasheet

1206CA161J4Z9A: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 600V, C0G, 0.00016uF, SURFACE MOUNT, 1206, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size76KB，2 Pages; ManufacturerAVX; Environmental Compliance

Download Datasheet Parametric View All

1206CA161J4Z9A Overview

CAPACITOR, CERAMIC, MULTILAYER, 600V, C0G, 0.00016uF, SURFACE MOUNT, 1206, CHIP, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	AVX
package instruction	, 1206
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	0.00016 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e3
Manufacturer's serial number	1206
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	BULK
positive tolerance	5%
Rated (DC) voltage (URdc)	600 V
size code	1206
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND

EEWORLD University ---- Live playback: The most important component of the analog world - Signal chain and power supply: Amplifier special: Live playback: The most important component of the analog world - Signal chain and power supply: Amplifier special session : https://training.eeworld.com.cn/course/27386...; hi5 Integrated technical exchanges

Help, how to calculate the voltage gain of an amplifier circuit?: Why is the gain in the following question not output/input? question: For a circuit in a linear amplifier, when the input voltage is 15mV, the output voltage is 6V, and when the input voltage is 30mV,...; shijizai Analog electronics

Xilinx XPE Power Estimation Software Setup Advisory: Hello, I have just entered the FPGA field. I would like to consult how to use Xilinx's XPE (Xilinx Power Estimator).I don't know how to set the BRAM, DSP, CLKMGR, Clock, etc. in XPE.SOS, I will defini...; 卧龙生 EE_FPGA Learning Park

Electronic password lock based on single chip microcomputer: Can anyone help me with this program?...; 欣欣已上线 MCU

Anlu SparkRoad FPGA development board interface definition: If the project uses the expansion pins on the development board, such as the I/O in the Arduino or Raspberry Pi interface, then you need to constrain the corresponding pins in the project. One is to e...; littleshrimp FPGA/CPLD

Analysis and Design of TL431 Feedback Loop: TL431 (Figure 1) is one of the most commonly used three-terminal adjustable current reference sources. It has good thermal stability and high cost performance. It is widely used in op amp circuits, co...; alan000345 Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components