EEWORLDEEWORLDEEWORLD

Part Number

Search

VJ1206Y104JLAAB5G

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.1uF, 1206,
CategoryPassive components    capacitor   
File Size80KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

VJ1206Y104JLAAB5G Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.1uF, 1206,

VJ1206Y104JLAAB5G Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerVishay
Reach Compliance Code_compli
capacitance0.1 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.7 mm
JESD-609 codee0
length3.2 mm
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance5%
Rated (DC) voltage (URdc)50 V
seriesVJ HIGH REL X7R
size code1206
Temperature characteristic codeX7R
Temperature Coefficient-/+15ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrie
width1.6 mm
VJ High Rel X7R/X5R
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
for High Reliability Applications
FEATURES
Made with a combination of design, materials
and tight process control to achieve very high
field reliability
Surface mount, wet build process
Reliable Noble Metal Eletrode (NME) system
MIL-PRF-55681 qualified production line.
Reliability maintenance testing to verify consistent quality.
(X5R max. test temperature: + 85 °C)
Available with group A and C screening
Available with group A screening only
Available with Voltage Conditioning only
Customized certification available on request to meet your
quality requirements
Available with tin-lead barrier terminations order code “L”
Compliant to RoHS directive 2002/95/EC
Halogen-free according to IEC 61249-2-21 definition
APPLICATIONS
System critical medical applications
Mission critical military and aerospace applications
ELECTRICAL SPECIFICATIONS
Note
Electrical characteristics at + 25 °C unless otherwise specified
Operating Temperature:
X5R: - 55 °C to + 85 °C
X7R: - 55 °C to + 125 °C
Capacitance Range:
100 pF to 6.8 µF
Voltage Range:
6.3 Vdc to 500 Vdc
Temperature Coefficient of Capacitance (TCC):
X5R: ± 15 % from - 55 °C to + 85 °C, with 0 Vdc applied
X7R: ± 15 % from - 55 °C to + 125 °C, with 0 Vdc applied
Dissipation Factor:
6.3 V, 10 V ratings: 5 % max. at 1.0 V
rms
and 1 kHz
16 V, 25 V ratings: 3.5 % max. at 1.0 V
rms
and 1 kHz
50 V ratings: 2.5 % max. at 1.0 V
rms
and 1 kHz
Aging Rate:
1 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
At + 125 °C and rated voltage 10 000 MΩ minimum or
100
ΩF,
whichever is less
Dielectric Strength Test:
Performed per Method 103 of EIA-198-2-E.
Applied test voltages:
500 Vdc - rated: at 200 % of rated voltage
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 45041
Revision: 20-Nov-09
For technical questions, contact:
mlcc@vishay.com
www.vishay.com
1
Thank you for being my first leader
After graduating from university, I joined a large company, but the position was a hardware engineer, which was not my original intention. After working for a year and a half, I couldn't stand the lon...
29447945 Talking
[Analog Electronics Elective Test] + Operational Amplifier Noise
[color=#343434][Analog Electronics Course Selection Test] + Operational Amplifier Noise[/color] [color=#343434]This section accurately and in detail describes the reasons why operational amplifiers ge...
liubingyue TI Technology Forum
Cadence, the new CIS schematic is overwritten by the old schematic with the same name. Can it be restored?
Cadence, CIS new schematics are overwritten by old schematics with the same name, can it be restored?I drew part of the schematic on the old computer, copied it to the new computer with a USB flash dr...
haha丶 PCB Design
In late summer and early autumn, play with EE core points, earn and spend + gift exchange spoilers
Late summer and early autumn are the seasons of cultivation and growth, and also the season of harvest. I can't help but get excited, as if I can't live well without some activities to give back to ev...
EE大学堂 Integrated technical exchanges
What is the difference between SOP package and DIP package!
SOP packaging is a form of component packaging. Common packaging materials include plastic, ceramic, glass, metal, etc. Plastic packaging is now basically used. It has a wide range of applications and...
九芯语音ic Domestic Chip Exchange
Which is more effective in eliminating the back EMF of inductive loads, TVS or varistor?
The power supply and disconnection of 12V door locks (such as magnetic locks, cathode locks, etc.) are controlled by relays. The back electromotive force generated by the door locks every time they sw...
wwf0123 Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号