EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

VJ1206A2R7CFEMT

Description
CAPACITOR, CERAMIC, MULTILAYER, 500 V, C0G, 0.0000027 uF, SURFACE MOUNT, 1206, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size99KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

VJ1206A2R7CFEMT Overview

CAPACITOR, CERAMIC, MULTILAYER, 500 V, C0G, 0.0000027 uF, SURFACE MOUNT, 1206, CHIP, ROHS COMPLIANT

VJ1206A2R7CFEMT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
package instruction, 1206
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.0000027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee4
Manufacturer's serial numberVJ
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance9.26%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PLASTIC, 7 INCH
positive tolerance9.26%
Rated (DC) voltage (URdc)500 V
size code1206
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
Digital Pulse Generator Using HT48R05A
The HT48R05A chip is very powerful and can do many things....
rain Analog electronics
Today at 10:00 am | TI Award Live Broadcast [DIY Home Monitoring Edge AI Box]
Live Topic DIY home monitoring edge AI Box - Based on 8TOPS computing power, the development kit priced at $199 builds deep learning cases Live broadcast time Thursday, November 25, 2021, 10:00-11:30 ...
EEWORLD社区 Security Electronics
[Raspberry Pi Pico Review] - Start compiling the program 2
[i=s]This post was last edited by fxyc87 on 2021-1-28 11:05[/i]Last time I posted a link I talked about how to compile the program, but it didn't work. Then I talked about how to play with MicroPython...
fxyc87 DIY/Open Source Hardware
USB2.0 Transactions
There are three major transactions, IN, OUT and SETUP. Each transaction consists of three stages: token packet, data packet and handshake packet. The term "stage" is used here because the sending of t...
至芯科技FPGA大牛 FPGA/CPLD
Characteristics of voltage-type electrostatic breakdown of MOS tubes
In fact, the MOS tube is an ESD sensitive device. Its input resistance is very high, and the gate-source capacitance is very small. Therefore, it is very easy to be charged by the induction of externa...
fish001 Analogue and Mixed Signal
Electronic Components Table
http://www.hnsmd.com/component/16.asp Very comprehensive...
fighting Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号