EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

1808Y0250391KFT

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.00039uF, Surface Mount, 1808, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size548KB,9 Pages
ManufacturerSyfer
Environmental Compliance  
Download Datasheet Parametric View All

1808Y0250391KFT Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.00039uF, Surface Mount, 1808, CHIP, ROHS COMPLIANT

1808Y0250391KFT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSyfer
package instruction, 1808
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.00039 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial numberX7R
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, 7 INCH
positive tolerance10%
Rated (DC) voltage (URdc)25 V
GuidelineIECQ-CECC
size code1808
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
Why do DSPs with large on-chip RAM have high efficiency?
At present, the on-chip RAM of DSP is getting bigger and bigger. To design an efficient DSP system, you should choose a DSP with a larger on-chip RAM. Compared with the off-chip memory, the on-chip RA...
Jacktang DSP and ARM Processors
Want to get better service? TE customer service said: "I can"
In the busy automotive product testing, data support is needed to ensure passenger safety and operational efficiency The choice of sensoris crucial I found the customer service phone number, but waste...
EEWORLD社区 Integrated technical exchanges
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full)
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full version)...
bqgup Innovation Lab
Cache Coherence
1. Configure cacheConfigure L1 Cache:CACHE_L1pSetSize(); CACHE_L1dSetSize(); Configure L2 cache:By default, L2 cache is disabled at startup, and all L2 is SRAM. If DSP/BIOS is enabled, L2 cache is aut...
fish001 DSP and ARM Processors
Draw a process flow chart for the production of a DC regulated power supply.
[i=s]This post was last edited by Electronic Xiaobai 2 on 2020-3-25 09:34[/i]Please help me draw a process flow chart for the production of DC regulated power supply....
电子小白2 Integrated technical exchanges
Problems with batch modification of silk screen printing on PCB
I use AD13 to draw, and the font size of the PCB silk screen is a bit large. Can an expert tell me if there is a way to modify the silk screen in batches? Thank you!...
chenbingjy PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号