EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

2N1212

Description
Power Bipolar Transistor, 5A I(C), 60V V(BR)CEO, NPN, Silicon, TO-61, Metal, 3 Pin, TO-61, 3 PIN
CategoryDiscrete semiconductor    The transistor   
File Size96KB,1 Pages
ManufacturerInternational Devices Inc
Download Datasheet Parametric View All

2N1212 Online Shopping

Suppliers Part Number Price MOQ In stock  
2N1212 - - View Buy Now

2N1212 Overview

Power Bipolar Transistor, 5A I(C), 60V V(BR)CEO, NPN, Silicon, TO-61, Metal, 3 Pin, TO-61, 3 PIN

2N1212 Parametric

Parameter NameAttribute value
MakerInternational Devices Inc
Parts packaging codeTO-61
package instructionPOST/STUD MOUNT, O-MUPM-X3
Contacts3
Reach Compliance Codeunknow
ECCN codeEAR99
Maximum collector current (IC)5 A
Collector-emitter maximum voltage60 V
ConfigurationSingle
Minimum DC current gain (hFE)12
JEDEC-95 codeTO-61
JESD-30 codeO-MUPM-X3
Number of terminals3
Maximum operating temperature200 °C
Package body materialMETAL
Package shapeROUND
Package formPOST/STUD MOUNT
Polarity/channel typeNPN
Maximum power dissipation(Abs)3.5 W
Certification statusNot Qualified
surface mountNO
Terminal formUNSPECIFIED
Terminal locationUPPER
Transistor component materialsSILICON
Nominal transition frequency (fT)3 MHz
I would like to ask which manufacturers produce unipolar TMR tunneling effect switches. I only found MDT, and Magne does not have unipolar ones.
I would like to ask which manufacturers produce single-pole TMR switches. I only found MDT, and Magne does not have single-pole ones....
一沙一世 Sensor
Altium16.1 manufacturing output IPC-2581 and odb++ formats are not working
Altium16.1 manufacturing output IPC-2581 and odb++ formats are not possible.Both formats prompt this error, how to solve it?...
xy598646744 PCB Design
Three Key Points to Successfully Solving FPGA Design Timing Problems
Three Key Points to Successfully Solving FPGA Design Timing Problems...
zxopenljx EE_FPGA Learning Park
[CY8CKIT-149 PSoC 4100S Review] + Software Installation and Program Download
[i=s]This post was last edited by DDZZ669 on 2018-11-21 18:19[/i] [md]## Software Installation According to the [CY8CKIT-149 User Manual]([url=https://en.eeworld.com/bbs/forum.php?mod=attachment&aid=M...
DDZZ669 MCU
[Project source code] Modify waveform display color based on FPGA Modelsim
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 Altera SoC
Custom IP core
In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...
teleagle FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号