EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

12065A4R7M4T2A

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.0000047uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size1MB,75 Pages
ManufacturerAVX
Environmental Compliance  
Download Datasheet Parametric View All

12065A4R7M4T2A Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.0000047uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT

12065A4R7M4T2A Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAVX
package instruction, 1206
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.0000047 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.94 mm
JESD-609 codee3
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, Paper, 7 Inch
positive tolerance20%
Rated (DC) voltage (URdc)50 V
GuidelineAEC-Q200
size code1206
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
Disassembling a sample charger, I was shocked
Today, when I got home, I saw the sample charger that the manufacturer gave me before lying on the balcony, so I took my tools and disassembled it. This is what it looked like before disassembly. Ther...
zike310 Making friends through disassembly
AD16.0 Copy Room Formats Problems
Please ask the experts: AD16.0 multi-channel design, the V1 version of the PCB was designed using Copy Room Formats, which worked very well. However, after a while, when the circuit was debugged and t...
daiduohao PCB Design
OSEK logical ring building process
[size=2]Hello everyone! I have been learning about OSEK NM recently. I have read the OSEK NM specification v2.5.3 briefly, but I am still confused about the process of building the logical ring of OSE...
zhurutang Automotive Electronics
The world's smallest gingerbread house
Travis Casagrande, a researcher at the Electron Microscopy Center at McMaster University in Canada, recently created the world's smallest "gingerbread house", which is only 10 x 6 microns in size....
dcexpert DIY/Open Source Hardware
I have a problem with using the eclipse that comes with altera. Can anyone tell me what I have used?
[backcolor=rgb(222, 240, 251)][font=Tahoma, Helvetica, SimSun, sans-serif]I just want to debug the C language to see if there is any error, but this prompt always appears. I have read various tutorial...
yym86202 Altera SoC
The Three Realms of Oscilloscopes
...
至芯科技FPGA大牛 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号