K560J10C0GF5TL5 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> K560J10C0GF5TL5

K560J10C0GF5TL5: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000056uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT; CategoryPassive components capacitor; File Size81KB，9 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

K560J10C0GF5TL5 Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000056uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT

K560J10C0GF5TL5 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vishay
package instruction	,
Reach Compliance Code	unknow
ECCN code	EAR99
capacitance	0.000056 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e3
Manufacturer's serial number	K10
Installation features	THROUGH HOLE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
surface mount	NO
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn)
Terminal shape	WIRE

Preview

Download Datasheet

View All

Mono-Kap

Vishay

Multilayer Ceramic Dipped Radial K10 Capacitors

DIMENSIONS

2.5 ± 0.8

5.0 ± 0.8

Component outline for

lead spacing 2.5 mm ± 0.8 mm

(straight leads)

Component outline for

lead spacing 5.0 mm ± 0.8 mm

(flat

bent

leads)

L2 and H5 are preferred styles

2.5 ± 0.8

5.0 ± 0.8

Component outline for

lead spacing 2.5 mm ± 0.8 mm

(outside kink)

Component outline for

lead spacing 5.0 mm ± 0.8 mm

(outside kink)

CAPACITOR DIMENSIONS AND WEIGHT

in millimeter (inches)

MAX. SEATING HEIGHT (SH)

SIZE

max.

3.6

(0.142)

max.

3.6

(0.142)

max.

2.3

(0.090)

1.58

(0.062)

2.54

(0.100)

3.50

(0.140)

3.50

(0.140)

WEIGHT

(g)

≈

0.10

Note

• Bulk packed types have a standard lead length L = 25.4 mm (1.0") minimum

• Thickness is defined as “T”

Document Number: 45183

Revision: 16-Nov-09

For technical questions, contact:

cmll@vishay.com

www.vishay.com

Recommended Resources

Tested voltage stabilized power supply circuit diagram

TWD-02 position temperature regulator circuit

Speech synthesis integrated circuit HM2081 and 8031 interface

555 long distance infrared remote control circuit

875p computer motherboard circuit diagram_024

PA Design Principles and Practice - PA Design Based on MRF8P9040N - Personally Tested ADS2011: This article mainly introduces the PA design based on the MRF8P9040N tube, including DCIV curve setting, bias circuit design, LoadPull, SourcePull design, input and output matching design, schematic d...; btty038 RF/Wirelessly

There are 5 Bing Dwen Dwen waiting for you to win in the forum: DIY Bing Dwen Dwen together!: With the opening of the 2022 Winter Olympics, the popularity of Bing Dwen Dwen has risen rapidly, and it has even reached a point where it is hard to find one. As an electronic engineer and DIY enthus...; EEWORLD社区 DIY/Open Source Hardware

[Mill Edge AI Computing Box FZ5 Review] Handwritten digit recognition - pytorch network builds Lenet network: This evaluation will try to build the first part of handwritten digit recognition: the construction of the pytorch framework. Of course, Baidu's EasyDL can build and deploy neural networks, but pytorc...; zzx1997 Embedded System

Does anyone have the Chinese operating instructions for the Agilent E4408B spectrum analyzer?: I'm working on the spectrum analyzer test of this model recently. There are too many young people in the position, so it's hard to explain. I hope the big guys can provide Chinese operating instructio...; 唐飞跃 Test/Measurement

【IoT Graduation Project. Part 2】STM32+Gizwits AIoT+Laboratory Safety Monitoring System: Following the previous article, the content includes 1 system content, 2, component selection, 3, system hardware design, etc. Please refer to: https://club.gizwits.com/thread-166756-1-1.html4 System ...; 毛球大大 RF/Wirelessly

Is it necessary to pull up the data line and pull down the clock line in SWD mode for the burning port?: I built a F103ZET6 board myself. It only has a download port in SWD mode, but no pull-up or pull-down. The chip can be identified using the CMSIS-DAP downloader, but the program cannot be downloaded. ...; trx007 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components