CGH1/2-100-2585-D-LF datasheet, PDF

CGH1/2-100-2585-D-LF: DescriptionFixed Resistor, Metal Glaze/thick Film, 0.5W, 25800000ohm, 1500V, 0.5% +/-Tol, 100ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT; CategoryPassive components The resistor; File Size85KB，3 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric View All

CGH1/2-100-2585-D-LF Overview

Fixed Resistor, Metal Glaze/thick Film, 0.5W, 25800000ohm, 1500V, 0.5% +/-Tol, 100ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	TT Electronics plc
package instruction	AXIAL LEADED
Reach Compliance Code	compli
ECCN code	EAR99
Other features	PRECISION
structure	Epoxy Coated
JESD-609 code	e3
Lead diameter	0.81 mm
Lead length	38.1 mm
Installation features	THROUGH HOLE MOUNT
Number of terminals	2
Maximum operating temperature	175 °C
Package diameter	3.51 mm
Package length	10.16 mm
Package shape	TUBULAR PACKAGE
Package form	Axial
Rated power dissipation(P)	0.5 W
Rated temperature	70 °C
resistance	25800000 Ω
Resistor type	FIXED RESISTOR
surface mount	NO
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	100 ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrie
Terminal shape	WIRE
Tolerance	0.5%
Operating Voltage	1500 V

Using FSMC bus for inter-chip communication: Now we need to use the FSMC bus to communicate between F4 (transmit) and F7 (receive). We hope to write directly into the SRAM of F7, but we don't know the SRAM address of F7. How should we operate th...; Mengmei stm32/stm8

PADS9.5 graphic tutorial: The PADS9.5 tutorial is a bit old...; 电子爱好者xx Download Centre

Silkscreen: I have a power management chip, the silk screen on it is DE=NOT, the package is SOT23-5, please help me take a look, thank you[/size][/font][/color]...; 曹伟1993 Power technology

I'm a newbie. I don't understand. I'm asking for help on the problem I encountered when making a spi receiving module in Verilog.: I'm a newbie and just started learning Verilog. I'm working on a SPI receiving module. I encountered a problem during the testing phase. I don't know how to use simulation to verify the received signa...; tzwilson98 FPGA/CPLD

Is there a good MCU with a clearer architecture?: Is there a good single chip with a clearer architecture?...; pengyongnet Suggestions & Announcements

How feasible is it for the United States to skip 5G and go directly to 6G?: As the title states, 5G requires a lot of infrastructure, and the United States is vast and sparsely populated. Is it possible to directly use satellites to lay out 6G?1. What are the differences betw...; Jacktang Wireless Connectivity

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components