U5362-02000G-007BS datasheet, PDF

U5362-02000G-007BS: DescriptionPeizoresistive Sensor, 0Psi Min, 100Psi Max, 0.1%, 0-5V, Cylindrical; CategoryThe sensor; File Size319KB，8 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com; Environmental Compliance

Download Datasheet Parametric View All

U5362-02000G-007BS Overview

Peizoresistive Sensor, 0Psi Min, 100Psi Max, 0.1%, 0-5V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	TE Connectivity
Reach Compliance Code	unknow
Maximum accuracy(%)	0.1%
Other features	Port Height = 13.5 MM
body height	64.9 mm
Body length or diameter	24 mm
Maximum working current	5 mA
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output range	0-5V
Output type	VOLTAGE OUTPUT
Package Shape/Form	CYLINDRICAL
port type	M14X1.5MM
Maximum pressure range	100 Psi
Minimum pressure range
Pressure sensing mode	SEALED
Sensor/temperature sensor type	PRESSURE SENSOR,PIEZORESISTIVE
Maximum supply voltage	30 V
Minimum supply voltage	8 V
Termination type	CABLE

【Silicon Labs BG22-EK4108A Bluetooth Development Evaluation】+Connection Test Using Android APP: 1. After setting up the development correctly, you can test whether the code can run correctly. A more convenient way is to download the EFR Connect Android app. After startup, enter the demo page, wi...; 北方 Development Kits Review Area

How to encapsulate GPIO into nodes.: [color=#ff0000]A: How can I encapsulate a GPIO into a node of /sys/device/platform/rst. [/color] [color=#000000]B: Does it have to be in this directory /sys/device/platform/? Is there a way to only pu...; 明远智睿Lan Industrial Control Electronics

[RVB2601 Creative Application Development] Simulating UART 3 to implement FIFO reception: The hardware serial port has a FIFO function, so the received data will be put into the buffer. Since the GPIO simulation has no buffer, I "copied" a FIFO work myself. fifi.c /**************FIFO Begin...; lugl4313820 XuanTie RISC-V Activity Zone

Please God save the child: Please help me, big guys. I beg you. 1. Based on the principle of the narrow pulse frequency discrimination circuit, design a practical frequency discrimination circuit, in which the monostable trigge...; 无意lll Analog electronics

[AT-START-F403A Review] Part 2 F403 waveform output test and maximum frequency test: Clock waveform output test Like STM32 , the PA.8 pin of STM32 has the MCO function , which has a multiplexing function - clock output (MCO) , which can output the internal clock of STM32 through PA.8 ...; 常见泽1 Domestic Chip Exchange

EEWORLD University ---- Xilinx Zynq FPGA Video Tutorial: Xilinx Zynq FPGA video tutorial : https://training.eeworld.com.cn/course/4634This tutorial explains FPGA basics, SOC introduction, DMA and VDMA, Linux, HLS image and PCIESuitable for the following app...; 老白菜 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components