EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

HPL3-77319-5

Description
HPL3-77319-5
CategoryProgrammable logic devices    Programmable logic   
File Size519KB,9 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

HPL3-77319-5 Overview

HPL3-77319-5

HPL3-77319-5 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerRenesas Electronics Corporation
package instructionDIP, DIP20,.3
Reach Compliance Code_compli
ArchitecturePAL-TYPE
JESD-30 codeR-PDIP-T20
JESD-609 codee0
Number of entries16
Output times8
Number of product terms64
Number of terminals20
Maximum operating temperature70 °C
Minimum operating temperature
Output functionCOMBINATORIAL
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Programmable logic typeOT PLD
Certification statusNot Qualified
Nominal supply voltage5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL

HPL3-77319-5 Related Products

HPL3-77319-5 HPL1-77319-5 HPL1-77320-5 HPL1-77319-2 HPL1-77319-8 HPL1-77320-2 HPL3-77320-5 HPL1-77320-8
Description HPL3-77319-5 HPL1-77319-5 HPL1-77320-5 HPL1-77319-2 HPL1-77319-8 HPL1-77320-2 HPL3-77320-5 HPL1-77320-8
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Maker Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation
Reach Compliance Code _compli not_compliant not_compliant _compli _compli _compli _compli _compli
Architecture PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE PAL-TYPE
JESD-30 code R-PDIP-T20 R-XDIP-T20 R-XDIP-T20 R-XDIP-T20 R-XDIP-T20 R-XDIP-T20 R-PDIP-T20 R-XDIP-T20
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0
Number of entries 16 16 16 16 16 16 16 16
Output times 8 8 8 8 8 8 8 8
Number of product terms 64 64 64 64 64 64 64 64
Number of terminals 20 20 20 20 20 20 20 20
Maximum operating temperature 70 °C 70 °C 70 °C 125 °C 125 °C 125 °C 70 °C 125 °C
Output function COMBINATORIAL COMBINATORIAL COMBINATORIAL COMBINATORIAL COMBINATORIAL COMBINATORIAL COMBINATORIAL COMBINATORIAL
Package body material PLASTIC/EPOXY CERAMIC CERAMIC CERAMIC CERAMIC CERAMIC PLASTIC CERAMIC
encapsulated code DIP DIP DIP DIP DIP DIP DIP DIP
Encapsulate equivalent code DIP20,.3 DIP20,.3 DIP20,.3 DIP20,.3 DIP20,.3 DIP20,.3 DIP20,.3 DIP20,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Programmable logic type OT PLD OT PLD OT PLD OT PLD OT PLD OT PLD OT PLD OT PLD
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO NO NO NO NO NO NO
technology TTL TTL TTL TTL TTL TTL TTL TTL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL MILITARY MILITARY MILITARY COMMERCIAL MILITARY
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Introducing two methods of measuring CPU cycles for DSP OMAP program time consumption
In DSP development, we often need to measure the cycles consumed by a function or a section of code. The commonly used profiling and clock() are generally used in simulation. When it comes to emulatio...
fish001 DSP and ARM Processors
Could any hero help me convert these two files to lower version ad files? Thanks!
Could any hero help me convert these two files to lower version AD files? Thanks!...
xinyu1650 PCB Design
warning: argument of type 'unsigned char*' is incompatible with parameter of type 'char*'
#define F_CPU 1000000UL #include ioavr.h#include "delay.h" #include string.h #include stdio.h #define INT8Uunsigned char #define INT16Uunsigned int//液晶相关函数 extern void Initialize_LCD(); extern void LC...
wang5825 Microchip MCU
How to Design an RTC Circuit
RTC (Real_Time Clock) provides a time reference for the entire electronic system. MCU, MPU, and CPU are inseparable from RTC circuit design. When designing and applying RTC units, delays, timeouts, or...
Aguilera Analogue and Mixed Signal
Experience in solving audio signal ground noise based on BA3121
Let me share an audio problem I encountered in a real project.In the design of embedded products, robots, etc., audio amplifier design is sometimes indispensable. We don’t have high requirements for a...
fish001 Analogue and Mixed Signal
ESP32S3 ubuntu+vscode environment construction and use internal USB-JTAG (builtin) debugging program
1. Environment Construction The difficulty of deploying the ESP32 series development environment has always been criticized. The first thing to be criticized is the various deceptive tutorials on the ...
tinnu DigiKey Technology Zone

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号