EEWORLDEEWORLDEEWORLD

Part Number

Search

RTAX1000S-CQ352E

Description
Field Programmable Gate Array, 12096 CLBs, 1000000 Gates, 18144-Cell, CMOS, CQFP352, CERAMIC, QFP-352
CategoryProgrammable logic devices    Programmable logic   
File Size18MB,276 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

RTAX1000S-CQ352E Overview

Field Programmable Gate Array, 12096 CLBs, 1000000 Gates, 18144-Cell, CMOS, CQFP352, CERAMIC, QFP-352

RTAX1000S-CQ352E Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
package instructionQFF, TPAK352,2.9SQ,20
Reach Compliance Codeunknow
Other features125000 ASIC GATES ALSO AVAILABLE
Combined latency of CLB-Max1.11 ns
JESD-30 codeS-CQFP-F352
JESD-609 codee0
length48 mm
Configurable number of logic blocks12096
Equivalent number of gates1000000
Number of entries516
Number of logical units18144
Output times516
Number of terminals352
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize12096 CLBS, 1000000 GATES
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Encapsulate equivalent codeTPAK352,2.9SQ,20
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)225
power supply1.5,1.5/3.3,2.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Filter levelMIL-STD-883 Class S (Modified)
Maximum seat height2.89 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formFLAT
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width48 mm
Revision 17
RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs
Radiation Performance
• SEU-Hardened Registers Eliminate the Need for Triple-Module
Redundancy (TMR)
– Immune to Single-Event Upsets (SEU) to LET
TH
> 37 MeV-
cm
2
/mg
– SEU Rate < 10
-10
Errors/Bit-Day (worst case GEO)
• SRAM Upset Rate of <10
-10
Errors/Bit-Day with Use of Error
Detection and Correction (EDAC) IP (included) with Integrated
SRAM Scrubber
– Single-Bit Correction, Double-Bit Detection
– Variable-Rate Background Refreshing
• Total Ionizing Dose Up to 300 krad (Si, Functional)
• Single-Event Latch-Up Immunity (SEL) to LET
TH
> 117 MeV-
cm
2
/mg
• TM1019 Test Data Available
• B-Flow – MIL-STD-883B
• E-Flow – Extended Flow
• V-Flow – QML Class V per MIL-PRF-38535
®
Specifications
• Up to 4 Million Equivalent System Gates or 500 k Equivalent
ASIC Gates
• Up to 20,160 SEU-Hardened Flip-Flops
• Up to 840 I/Os
with
SEU-Protected Input, Output, and Enable
Registers
• Up to 540 kbits Embedded SRAM
• Manufactured on 0.15 µm CMOS Antifuse Process Technology,
7 Layers of Metal
• Electrostatic Discharge (ESD) is 2,000 V (HBM MIL-STD-883,
TM3015)
Embedded Multiply/Accumulate Blocks
(RTAX-DSP Only)
Processing Flows
Prototyping Options
Features
Up to 120 Multiply/Accumulate Blocks
Fully SEU- and SET-Hardened
125 MHz Performance throughout Military Temperature Range
Flexible, Cascadable Accumulate Function
RTAX-SL Low Power Option
Leading-Edge Performance
High-Performance Embedded FIFOs
350+ MHz System Performance
500+ MHz Internal Performance
700 Mb/s LVDS Capable I/Os
• Commercial Axcelerator Devices for Functional Verification
(RTAX™-S/SL only)
• RTAX-S/SL PROTO and RTAX-DSP PROTO Devices with
Same Functional and Timing Characteristics as Flight Unit in a
Non-Hermetic Package
• Low-Priced Reprogrammable ProASIC
®
3 Option for Functional
Verification (RTAX-S/SL only)
• Offers Up To 80% Saving of Static Current Compared to
Standard RTAX-S Device at Worst-Case Conditions
• Single-Chip, Nonvolatile Solution
• 1.5 V Core Voltage for Low Power
• Flexible, Multi-Standard I/Os:
– 1.5 V, 1.8 V, 2.5 V, 3.3 V Mixed Voltage Operation
– Bank-Selectable I/Os – 8 Banks per Chip
– Single-Ended I/O Standards: LVTTL, LVCMOS, 3.3 V PCI
– JTAG Boundary Scan Testing (as per IEEE 1149.1)
– Differential I/O Standards: LVPECL and LVDS
– Voltage-Referenced I/O Standards: GTL+, HSTL Class 1,
SSTL2 Class 1 and 2, SSTL3 Class 1 and 2
– Hot-Swap with Cold-Sparing Support (Except PCI)
• Embedded Memory with Variable Aspect Ratio:
– Independent, Width-Configurable Read and Write Ports
– Programmable Embedded FIFO Control Logic
– ROM Emulation Capability
• Deterministic, User-Controllable Timing
• Unique In-System Diagnostic and Debug Capability
Table 1 • RTAX Family Product Profile
Device
Capacity
Equivalent System Gates
ASIC Gates
Modules
Register (R-cells)
Combinatorial (C-cells)
Embedded RAM/FIFO (w/o EDAC)
Core RAM Blocks
Core RAM Bits (K = 1,024)
Embedded Multiply/Accumulate
Blocks
Clocks (segmentable)
Hardwired
Routed
I/Os
I/O Banks
User I/Os (maximum)
I/O Registers
Package
CG/LG*
CQ
Note:
RTAX250S/SL RTAX1000S/SL RTAX2000S/SL RTAX4000S/SL RTAX2000D/DL RTAX4000D/DL
250,000
30,000
1,408
2,816
12
54 k
1,000,000
125,000
6,048
12,096
36
162 k
2,000,000
250,000
10,752
21,504
64
288 k
4,000,000
500,000
20,160
40,320
120
540 k
2,000,000
250,000
9,856
19,712
64
288 k
64
4,000,000
500,000
18,480
36,960
120
540 k
120
4
4
8
198
744
624
208, 352
4
4
8
418
1,548
624
352
4
4
8
684
2,052
624, 1152
256, 352
4
4
8
840
2,520
1272
352
4
4
8
684
2,052
1272
352
4
4
8
840
2,520
1272
352
*The body size of the CG1272 and LG1272 packages used on the RTAX-DSP devices is slightly larger than the body size of the
CG/LG1272 used on RTAX4000S/SL devices.
February 2015
© 2015 Microsemi Corporation
i
Need help designing a CAN communication solution between two MCUs!
There are two STM32 MCUs on the board. Due to design limitations, the two MCUs are going to use CAN communication, but I don't want to add interface chips such as TAJ1050. Can I directly connect the R...
bioger stm32/stm8
【NUCLEO-WL55JC2 Review 1】 Overview of STM32WL Chip
[i=s]This post was last edited by nich20xx on 2020-6-17 06:36[/i]1 Introduction The STM32WL series is a well-designed SoC chip designed by ST for the Internet of Things, especially for the LPWAN field...
nich20xx Special Edition for Assessment Centres
Friends who are familiar with MP2307DN, please take a look!
I'm going to use the MP2307DN to make a 2A, 5V circuit. I found an old schematic and it's a proven circuit! It works, but when I opened the "datasheet", I found the circuit diagram was like this. Ther...
bigbat Power technology
General welding specifications for MINI manufacturers
Looking for the general welding specifications for MINI manufacturers' products...
y2018y PCB Design
Why constant current source simulation does not produce constant current
As shown in the picture, when I change the voltage, the current remains unchanged, but when I change the resistance of R2, the current changes. Why is that?...
fishsheep1919 Switching Power Supply Study Group
Discuss the strategy of converting the Allegro package library from a high version to a low version.
After Cadence Allegro was upgraded to 17.x, the function of converting to lower versions was cancelled. If users need to extract a library from 17.x, it becomes very difficult. At this time, the only ...
yepeda PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号