10124632-0000417LF datasheet, PDF

10124632-0000417LF: DescriptionCard Edge Connector, 288 Contact(s), 2 Row(s), Straight, 0.033 inch Pitch, Solder Terminal, Latch & Eject, Natural Insulator; CategoryThe connector The connector; File Size491KB，5 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

10124632-0000417LF Overview

Card Edge Connector, 288 Contact(s), 2 Row(s), Straight, 0.033 inch Pitch, Solder Terminal, Latch & Eject, Natural Insulator

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compli
Board mount options	SPLIT BOARD LOCK
body width	0.256 inch
body length	5.591 inch
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn)
Contact material	COPPER ALLOY
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	700VAC V
Durability	25 Cycles
Insulation resistance	1000000 Ω
Insulator color	NATURAL
JESD-609 code	e3
Manufacturer's serial number	10124632
Plug contact pitch	0.033 inch
Installation option 1	LATCH & EJECT
Installation option 2	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	2
Maximum operating temperature	65 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
Plating thickness	15u inch
polarization key	POLARIZED HOUSING
Rated current (signal)	0.75 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.102 inch
Terminal pitch	1.7018 mm
Termination type	SOLDER
Total number of contacts	288

PADS Logic View Operations: Title: PADS Logic View Operations When designing schematics, you often need to zoom in and out on the view. The [Settings] menu of PADS Logic provides basic commands for view operations. You can use t...; 凡亿教育 PCB Design

An example of implementing multiple function assignments in Verilog without using state machines and decision functions.rar: An example of implementing multiple function assignments in Verilog without using state machines and decision functions.rar...; zxopenljx EE_FPGA Learning Park

[Repost] Popular Science of Components: Semiconductor Thyristors: [align=left][color=rgb(25, 25, 25)][font="]Understanding Semiconductor Thyristor[/font][/color][/align][align=left][color=rgb(25, 25, 25)][font="]Thyristor is also called silicon-controlled rectifier,...; 皇华Ameya360 Power technology

[Xianji HPM6750 Review] Software Simulation SPI to Collect ADS1263 (32-bit ADC) Data: Some time ago, I bought a few TI 32-bit ADCs: ADS1263 on Taobao. The official manual said that the performance was very strong. The maximum sampling rate of 38.4k (26us) requires a processor with stro...; xiashuang Domestic Chip Exchange

About the application of PCB drawing board: Why can I use the schematic software normally after installing Cadence, but cannot open the PCB Editor? It takes a long time to open it and then becomes unresponsive. Please help!...; 自由达人 PCB Design

Detailed explanation of ZigBee networking principle: [i=s]This post was last edited by Jacktang on 2019-8-23 08:23[/i]1. Network Overview Building a complete Zigbee mesh network includes two steps: network initialization and node joining the network. No...; Jacktang RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components