EEWORLDEEWORLDEEWORLD

Part Number

Search

IS61LF12836EC-6.5B2L

Description
Cache SRAM, 128KX36, 6.5ns, CMOS, PBGA119, BGA-119
Categorystorage    storage   
File Size2MB,36 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Environmental Compliance
Download Datasheet Parametric View All

IS61LF12836EC-6.5B2L Overview

Cache SRAM, 128KX36, 6.5ns, CMOS, PBGA119, BGA-119

IS61LF12836EC-6.5B2L Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIntegrated Silicon Solution ( ISSI )
Parts packaging codeBGA
package instructionBGA, BGA119,7X17,50
Contacts119
Reach Compliance Codecompli
ECCN code3A991.B.2.A
Maximum access time6.5 ns
Maximum clock frequency (fCLK)133 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B119
JESD-609 codee1
length22 mm
memory density4718592 bi
Memory IC TypeCACHE SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA119,7X17,50
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum seat height3.5 mm
Maximum standby current0.08 A
Minimum standby current3.14 V
Maximum slew rate0.185 mA
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature10
width14 mm
IS61(4)LF12836EC/IS61(4)VF12836EC/IS61(4)LF12832EC
IS61(4)VF12832EC/IS61(4)LF25618EC/IS61(4)VF25618EC
128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS FLOW-THROUGH
SRAM
APRIL 2014
FEATURES
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data and
control
Burst sequence control using MODE input
Three chip enable option for simple depth
expansion and address pipelining
Common data inputs and data outputs
Auto Power-down during deselect
Single cycle deselect
Snooze MODE for reduced-power standby
JEDEC 100-pin QFP, 165-ball BGA and 119-ball
BGA packages
Power supply:
LF: V
DD
3.3V (± 5%), V
DDQ
3.3V/2.5V (± 5%)
VF: V
DD
2.5V (± 5%), V
DDQ
2.5V (± 5%)
JTAG Boundary Scan for BGA packages
Industrial and Automotive temperature support
Lead-free available
Error Detection and Error Correction
DESCRIPTION
The 4Mb product family features high-speed, low-power
synchronous static RAMs designed to provide burstable,
high-performance memory for communication and
networking applications. The
IS61(64)LF/VF12836EC
are
organized as
131,072
words by 36bits. The
IS61(64)LF/VF12832EC
are organized as
131,072
words by
32bits. The
IS61(64)LF/VF25618EC
are organized as
262,144
words by 18 bits. Fabricated with ISSI's advanced CMOS
technology, the device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit. All synchronous inputs pass
through registers controlled by a positive-edge-triggered
single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
The byte write operation is performed by using the byte
write enable (/BWE) input combined with one or more
individual byte write signals (/BWx). In addition, Global
Write (/GW) is available for writing all bytes at one time,
regardless of the byte write controls.
Bursts can be initiated with either /ADSP (Address Status
Processor) or /ADSC (Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the /ADV (burst address
advance) input pin.
The mode pin is used to select the burst sequence order.
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
tKQ
tKC
Parameter
Clock Access Time
Cycle time
Frequency
-6.5
6.5
7.5
133
-7.5
7.5
8.5
117
Units
ns
ns
MHz
Copyright © 2014 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can
reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such
applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc.- www.issi.com
Rev. B
03/19/2014
1
I have never understood several parameters of MOS tubes. Please help me explain them.
I still don't understand the parameters of the MOS tubes in the picture. Please help explain them....
dianhang Analog electronics
Luminous flux of LED after aging
Hello, fellow electronic friends.Why is the luminous flux of LEDs that have aged for many days higher than that of LEDs that have not aged?...
zhu_john LED Zone
Image storage and display system based on SDRAM——Study record
Image Storage and Display System Based on SDRAM F PGA sounds like a boring subject, but if you really understand it and use it, you will find it very interesting. Congratulations to our two students f...
小柳叶 FPGA/CPLD
The smallest Arduino board
Size is only 11.5 x 10.3 mm, full-featured Arduino board ATTO with USB. https://nionics.com/...
dcexpert MicroPython Open Source section
Wi-Fi 6E front-end module: Perfectly demonstrates all the performance of the 6GHz band
[i=s]This post was last edited by alan000345 on 2021-2-7 21:11[/i]Wi-Fi 6E is an extended version of Wi-Fi 6. In addition to the traditional 2.4 GHz and 5 GHz bands, it also supports the recently open...
alan000345 RF/Wirelessly
Design of wireless intelligent air conditioning control system peripheral circuit using ZigBee technology
In today's society, people have higher and higher requirements for the quality of life, and traditional home appliances can no longer meet people's needs, so the concept of smart home appliances has q...
Aguilera RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号