ASM5I2305AG-1H-08-ST datasheet, PDF

ASM5I2305AG-1H-08-ST: Description2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8; Categorylogic logic; File Size381KB，19 Pages; ManufacturerPulseCore Semiconductor Corporation; Environmental Compliance

Download Datasheet Parametric View All

ASM5I2305AG-1H-08-ST Overview

2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	PulseCore Semiconductor Corporation
package instruction	SOP,
Reach Compliance Code	unknow
series	2305
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G8
length	4.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	8
Actual output times	4
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
propagation delay (tpd)	0.35 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.25 ns
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.91 mm
minfmax	133 MHz

Enter your birthday to see who it is in Jin Yong's novels!: Post a post for fun. Enter your birthday and see who in Jin Yong's novels it is! Please click the link below to test... http://www.54niuniu.com/other/happy015.html...; gaoyanmei Talking

[micropython] BLE function is officially added to ESP32: travis: Add BLE submodules to ESP32 IDF4 build. esp32/boards: Enable BLE by default when building with IDF 4.x. esp32: Implement BLE using Nimble from IDF 4.x....; dcexpert MicroPython Open Source section

C6000 DSP Architecture: The high-performance C6000 DSP architecture has 8 parallel functional units, 2 groups of registers, separate program and data storage; 256-bit instruction fetch package, which can fetch 8 32-bit instr...; Jacktang Microcontroller MCU

Five technical measures to prevent electric shock and arc flash injuries when using motors: [i=s]This post was last edited by alan000345 on 2018-7-18 09:59[/i] Factory workers often work on motors and pumps, which puts them at risk of electric shock and arc flash injuries. A friend from abro...; alan000345 Power technology

Design and test considerations during development of embedded drive-by-wire systems: Model-Based Design has made it possible to automatically generate compiled software from models when developing a large number of automotive embedded systems. However, this work requires the support o...; 6294316 Automotive Electronics

TI June Embedded Theme Month Live Broadcast, Every Session is Wonderful and Brings Good Luck: [size=3]Event details>>[url=https://www.eeworld.com.cn/huodong/TI_EP_month_Webinar_201806/][b][color=#0000ff][backcolor=transparent][font=宋体]The second wave[/font][/backcolor][backcolor=transparent][f...; EEWORLD社区 TI Technology Forum

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components