XC9893FA datasheet, PDF - EEWORLD Datasheet

XC9893FA: DescriptionPLL Based Clock Driver, 12 True Output(s), 0 Inverted Output(s), PQFP48, LQFP-48; Categorylogic logic; File Size170KB，12 Pages; ManufacturerMotorola ( NXP ); Websitehttps://www.nxp.com

Download Datasheet Parametric View All

XC9893FA Overview

PLL Based Clock Driver, 12 True Output(s), 0 Inverted Output(s), PQFP48, LQFP-48

Parameter Name	Attribute value
Maker	Motorola ( NXP )
package instruction	LFQFP, QFP48,.35SQ,20
Reach Compliance Code	unknown
Input adjustment	MUX
JESD-30 code	S-PQFP-G48
length	7 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.024 A
Number of functions	1
Number of inverted outputs
Number of terminals	48
Actual output times	12
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Encapsulate equivalent code	QFP48,.35SQ,20
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
power supply	2.5/3.3 V
Prop。Delay @ Nom-Sup	0.1 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.125 ns
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	2.625 V
Minimum supply voltage (Vsup)	2.375 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
width	7 mm
minfmax	60 MHz

MSP430g2553 hardware UART (modification based on official routines): [i=s]This post was last edited by fish001 on 2020-3-12 22:09[/i]At first, the UART_Keyboard of the official example program always failed to run on the computer, so I went online to learn about the sp...; fish001 Microcontroller MCU

[TI recommended course] #Innovation of general-purpose op amp and comparator chips#: //training.eeworld.com.cn/TI/show/course/5674...; eew_jjsnxP TI Technology Forum

Recently, I am doing an experiment on communication between DSP and AD5390. DSP controls AD5390 through SPI bus. I am not familiar with the core of AD5390.: I am currently working on an experiment to connect DSP to AD5390. DSP controls AD5390 through SPI bus. Currently, writing DSP program is not a problem, but I am still having a headache on how to write...; 古月123 ADI Reference Circuit

A new year and a new beginning. I wish you all a happy New Year!: I wish you all a happy new year and New Year’s Day! May all your wishes come true in 2022!...; eric_wang Talking

【Project source code】 Analysis of blocking assignment and non-blocking assignment principles: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

Please give a comprehensive analysis of the advantages and disadvantages of i.MX8QuadMAX and RK3399PRO: RT!I feel that the configurations of these two socs are very similar, both are 2*A72 + 4*A53.Comparing them, what are their respective advantages and disadvantages?What are their respective areas of e...; oyhprince ARM Technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components