CMA-100/621JX05TRF datasheet, PDF

CMA-100/621JX05TRF: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, X7R, -/+15ppm/Cel TC, 0.00062uF; CategoryPassive components capacitor; File Size129KB，1 Pages; ManufacturerTecate Group; Environmental Compliance

Download Datasheet Parametric View All

CMA-100/621JX05TRF Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, X7R, -/+15ppm/Cel TC, 0.00062uF

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Tecate Group
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.00062 µF
Capacitor type	CERAMIC CAPACITOR
diameter	2.3 mm
dielectric materials	CERAMIC
JESD-609 code	e3
length	3 mm
Manufacturer's serial number	CMA(100V,05,X7R)
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	Axial
method of packing	TR
positive tolerance	5%
Rated (DC) voltage (URdc)	100 V
series	CMA(100V,05,X7R)
Temperature characteristic code	X7R
Temperature Coefficient	-/+15ppm/Cel ppm/°C
Terminal surface	Tin (Sn)

Altera FPGA downloads JIC file successfully, but does not load, downloads sof normally: [i=s]This post was last edited by wsmysyn on 2018-7-29 10:09[/i] As the title: I was debugging FPGA recently and needed to burn the code into Flash; but the jic file was downloaded successfully but th...; wsmysyn FPGA/CPLD

Hiring embedded software engineer: Headhunting position [Chengdu] Job responsibilities: 1. According to the company's business requirements, develop embedded software for R&D products and test platforms; 2. Responsible for the design, ...; ff318421749 Recruitment

Half the size, twice the power! - Gallium nitride technology revolutionizes robotics, renewable energy, telecommunications and more: [align=left][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(170, 102, 102)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-0 0-01-15/4645.102418_5F0...; alan000345 TI Technology Forum

FPGA is too difficult. Too difficult.: The SCLK output was not adjusted overnight. The Verilog program has been written. The SCLK output is normal during simulation, but ILA does not know why SCLK always has no output. There was a version ...; littleshrimp FPGA/CPLD

[NXP Rapid IoT Review] Sensor data reading and display: [i=s] This post was last edited by shihuntaotie on 2019-1-9 21:39 [/i] [font=宋体][size=4] Read all sensor data of the kit according to the evaluation plan, and still use the online IDE for programming....; shihuntaotie RF/Wirelessly

How to measure the output ripple of a switching power supply.pdf: How to measure the output ripple of a switching power supply.pdf...; 雷北城 EE_FPGA Learning Park

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components