2220Y0100182GCR datasheet, PDF

2220Y0100182GCR: DescriptionCeramic Capacitor, Multilayer, Ceramic, 10V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.0018uF, Surface Mount, 2220, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size6MB，102 Pages; ManufacturerSyfer; Environmental Compliance

Download Datasheet Parametric View All

2220Y0100182GCR Overview

Ceramic Capacitor, Multilayer, Ceramic, 10V, 2% +Tol, 2% -Tol, C0G, 30ppm/Cel TC, 0.0018uF, Surface Mount, 2220, CHIP, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Syfer
package instruction	, 2220
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.0018 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	4.2 mm
JESD-609 code	e3
length	5.7 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	2%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Embossed Plastic, 13 Inch
positive tolerance	2%
Rated (DC) voltage (URdc)	10 V
size code	2220
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	5 mm

MLC

Capacitors

TouchGFX Design" + graph waveform drawing 2: Currently, the demo is simulated based on the PC platform. Since the memory of the development board is too small, only the basic transplantation is performed. Screen1 is a function similar to the rot...; 邵少少 stm32/stm8

Let you know the composition and indicators of the voltage-stabilized power supply module: [align=center][color=rgb(85, 85, 85)][font=微软雅黑][size=12px][img]http://www.hiecube.com/uploadfile/b/n24qPnGNbjjSph6t0BVb.jpg[/img][/size][/font][/color][/align] [color=rgb(85, 85, 85)][font=微软雅黑][size...; tgd343310381 Power technology

Playing with Zynq Serial 27 - Exporting PS hardware configuration and creating a new SDK project: 1 OverviewAfter configuring the PL project of the PS and completing the compilation, you need to export the hardware configuration of the PS as the BSP ( Board Support Package ) of the SDK . Then you ...; ove学习使我快乐 FPGA/CPLD

Recommend an FPGA development board, with schematic diagram: [i=s]This post was last edited by littleshrimp on 2020-12-29 08:21[/i]The Black Gold AXU2CGx development board uses Xinlinx's XUZU2CG. This is a very cost-effective development board, with an official...; littleshrimp Special Edition for Assessment Centres

FAQ: Developing secure IoT edge-to-cloud applications on Linux using PKCS #11 and secure devices: Live Topic : Developing secure IoT edge devices to cloud applications for Linux systems using PKCS #11 and security devices | Microchip Security Solutions Series Seminar 18Content Introduction: In thi...; EEWORLD社区 Security Electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components