CA91L860B-40CE datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> CA91L860B-40CE

CA91L860B-40CE: DescriptionPCI Bus Controller, CMOS, PBGA256, PLASTIC, BGA-256; CategoryThe embedded processor and controller Microcontrollers and processors; File Size50KB，15 Pages; ManufacturerTundra Semiconductor Corp

Download Datasheet Parametric Compare View All

CA91L860B-40CE Overview

PCI Bus Controller, CMOS, PBGA256, PLASTIC, BGA-256

CA91L860B-40CE Parametric

Parameter Name	Attribute value
Maker	Tundra Semiconductor Corp
package instruction	PLASTIC, BGA-256
Reach Compliance Code	unknown
Address bus width	32
Bus compatibility	MC68360; MPC860
maximum clock frequency	40 MHz
Drive interface standards	IEEE 1149.1
External data bus width	32
JESD-30 code	S-PBGA-B256
length	27 mm
Number of terminals	256
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
Maximum seat height	3.5 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	27 mm
uPs/uCs/peripheral integrated circuit type	BUS CONTROLLER, PCI

Preview

Download Datasheet

View All

QSpan (CA91L860B) & QSpan II (CA91L862A)

Differences Summary

www.tundra.com

Hardware

Table 1: New Pin Descriptions in QSpan IIZ1

DP[3:0]

Bidirectional

Data Parity: provides the parity information for the data on D[31:0]. It is valid on the same clock as the data.

ENUM#

Open Drain Output

Hot Swap Event Interrupt: notifies the PCI host that either a board has been inserted or is about to be extracted.

EXT_GNT#[6:1]

Output

External Grant: used by the QSpan II to indicate to an external device that it has been granted access to the PCI bus

EXT_REQ#[6:1]

Bidirectional

External Request: used by an external device to indicate to the QSpan II PCI bus arbiter that it wants ownership of the PCI bus. The QSpan II drives the unused

EXT_REQ#[6:1] pins high when an external arbiter is used.

HS_HEALTHY

Input

Hot Swap Healthy: QSpan II internally OR’s this input with PCI reset (RST#) to determine when back-end power is stable.

HS_LED

Output

Hot Swap LED Control: This signal is driven by QSpan II to control the status of the LED. The signal is driven low to turn on the LED during the hardware

and software connection stages. The signal is tri-stated during normal operation to turn off the LED.

HS_SWITCH

Input

Hot Swap Switch: QSpan II uses this input to monitor the state of the Hot Swap board ejector latch. A low value on this signal indicates that the ejector latch is

open.

PCI_ARB_EN

Input

PCI Arbiter Enable: If PCI_ARB_EN is sampled high at the negation of Reset, the QSpan II’s PCI bus arbiter is enabled and will function as the PCI bus

arbiter.

PCI_DIS

Input

PCI Configuration Disable: This is a power-up option that makes the QSpan II hold off on ENUM# assertion and retry PCI configuration cycles to allow the

Host processor to perform local configuration. QSpan II accepts PCI configuration cycles after the PCI_DIS bit is cleared in the MISC_CTL2 register.

PME#

Open Drain Output

Power Management Event Interrupt: This signal is asserted to request a change in its current power management state and/or to indicate that a power

management event has occurred.

TEST1

Input

This is a manufacturing test input that should be left open. This pin has an internal pull-up resistor.

TEST2

Input

This is a manufacturing test input that should be left open. This pin has an internal pull-down resistor.

TEST3

Input

This is a manufacturing test input that should be left open. This pin has an internal pull-down resistor.

QSpan (CA91L860B) & QSpan II (CA91L862A) Differences Summary

8091862.AN002.06

CA91L860B-40CE Related Products

	CA91L860B-40CE	CA91C860B-40CQ	CA91L860B-40IE	CA91C860B-40IQ	CA91C860B-50CQ	CA91L860B-50CE
Description	PCI Bus Controller, CMOS, PBGA256, PLASTIC, BGA-256	PCI Bus Controller, CMOS, PQFP208, PLASTIC, QFP-208	PCI Bus Controller, CMOS, PBGA256, PLASTIC, BGA-256	PCI Bus Controller, CMOS, PQFP208, PLASTIC, QFP-208	PCI Bus Controller, CMOS, PQFP208, PLASTIC, QFP-208	PCI Bus Controller, CMOS, PBGA256, PLASTIC, BGA-256
package instruction	PLASTIC, BGA-256	PLASTIC, QFP-208	PLASTIC, BGA-256	PLASTIC, QFP-208	PLASTIC, QFP-208	PLASTIC, BGA-256
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknow
Address bus width	32	32	32	32	32	32
Bus compatibility	MC68360; MPC860	MC68360; MPC860	MC68360; MPC860	MC68360; MPC860	MC68360; MPC860	MC68360; MPC860
maximum clock frequency	40 MHz	40 MHz	40 MHz	40 MHz	50 MHz	50 MHz
Drive interface standards	IEEE 1149.1	IEEE 1149.1	IEEE 1149.1	IEEE 1149.1	IEEE 1149.1	IEEE 1149.1
External data bus width	32	32	32	32	32	32
JESD-30 code	S-PBGA-B256	S-PQFP-G208	S-PBGA-B256	S-PQFP-G208	S-PQFP-G208	S-PBGA-B256
length	27 mm	28 mm	27 mm	28 mm	28 mm	27 mm
Number of terminals	256	208	256	208	208	256
Maximum operating temperature	70 °C	70 °C	85 °C	85 °C	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	BGA	FQFP	BGA	FQFP	FQFP	BGA
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	FLATPACK, FINE PITCH	GRID ARRAY	FLATPACK, FINE PITCH	FLATPACK, FINE PITCH	GRID ARRAY
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.5 mm	4.1 mm	3.5 mm	4.1 mm	4.1 mm	3.5 mm
Maximum supply voltage	5.5 V	3.46 V	5.5 V	3.46 V	3.46 V	5.5 V
Minimum supply voltage	4.5 V	3.14 V	4.5 V	3.14 V	3.14 V	4.5 V
Nominal supply voltage	5 V	3.3 V	5 V	3.3 V	3.3 V	5 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL
Terminal form	BALL	GULL WING	BALL	GULL WING	GULL WING	BALL
Terminal pitch	1.27 mm	0.5 mm	1.27 mm	0.5 mm	0.5 mm	1.27 mm
Terminal location	BOTTOM	QUAD	BOTTOM	QUAD	QUAD	BOTTOM
width	27 mm	28 mm	27 mm	28 mm	28 mm	27 mm
uPs/uCs/peripheral integrated circuit type	BUS CONTROLLER, PCI	BUS CONTROLLER, PCI	BUS CONTROLLER, PCI	BUS CONTROLLER, PCI	BUS CONTROLLER, PCI	BUS CONTROLLER, PCI
Maker	Tundra Semiconductor Corp	-	Tundra Semiconductor Corp	Tundra Semiconductor Corp	Tundra Semiconductor Corp	Tundra Semiconductor Corp

Recommended Resources

Interface circuit for automatic counting with electronic counter a

One-way operation reverse braking control circuit

STK441 power amplifier circuit

555 adjacent pulse delay circuit

8～160V adjustable integrated regulated power supply

3~9V adjustable regulated power supply circuit with sampling ratio l

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components