Ordering number : ENA0891A
LV24230LP-A
Overview
Bi-CMOS LSI
Compact Portable Equipment
1-Chip FM Tuner IC
The LV24230LP-A is an I
2
C-controlled single-chip FM tuner IC that integrates external components which are necessary
for tuning in a compact VQLP package with dimensions of only 4×4×0.8mm
3
. Equipped with a state machine, the
LV24230LP-A has the capability to perform automatic tuning/seek and dissipates less power than conventional
LV24000series tuner ICs.
Features
•
FM FE
•
FM IF
•
MPX stereo decoder
•
Tuning
•
Standby
Specifications
Absolute Maximum Ratings
at Ta = 25°C
Parameter
Maximum supply voltage
Symbol
VCC max
VDD max
Maximum input voltage
VIN1 max
VIN2 max
Allowable power dissipation
Operating temperature
Storage temperature
Pd max
Topr
Tstg
Conditions
Analog block supply voltage
Digital block supply voltage
SCL, SDA, Int
External_clk_in
Ta
≤
70°C
Ratings
5.0
4.0
VDD+0.3
VDD+0.3
140
-20 to +70
-40 to +125
Unit
V
V
V
V
mW
°C
°C
Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to
"standard application", intended for the use as general electronics equipment (home appliances, AV equipment,
communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be
intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace
instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety
equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case
of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee
thereof. If you should intend to use our products for applications outside the standard applications of our
customer who is considering such use and/or outside the scope of our intended standard applications, please
consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our
customer shall be solely responsible for the use.
Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate
the performance, characteristics, and functions of the described products in the independent state, and are not
guarantees of the performance, characteristics, and functions of the described products as mounted in the
customer
'
s products or equipment. To verify symptoms and states that cannot be evaluated in an independent
device, the customer should always evaluate and test devices mounted in the customer
'
s products or
equipment.
D1207 MS / 0209707 MS PC 20070705-S00003 No.A0891-1/17
LV24230LP-A
Operating Conditions
at Ta = 25°C
Parameter
Recommended supply voltage
Symbol
VCC
VDD
Operating supply voltage range
VCC op
VDD op
VIO op
Interface voltage
Conditions
Analog block supply voltage
Digital block supply voltage
Ratings
3.0
3.0
2.6 to 4.0
2.5 to 4.0
1.62 to 4.0
Unit
V
V
V
V
V
Note : Supply voltage VIO equal VDD, or VIO < VDD & VIO > 0.65 VDD
Operating Characteristics
at Ta = 25°C, VCC = 3.0V, VDD = 3.0V, Volume set at maximum,
Soft Mute = 1/Soft Stereo = off with the designated test circuit
Output level set with Radio Control 1 of control register map (0Dh Bit0, Bit1 set to ‘1’, ‘1’)
In addition, Set IF_OSC = 150kHz, IF_BW = 100% (Radio Control 1 : 0D Bit6, Bit7 set to ‘1’, ’1’)
Parameter
Current drain
(in operation)
Current drain
(in standby)
FM receive band
Symbol
ICCA
ICCD
ICCA
ICCD
F_range
Conditions
min
Analog block at 60dBµV EMF input
Digital block at 60 dBµV EMF input
Analog standby mode
Digital standby mode
Refer to PCB mounting conditions to cover
the FM receive band of 76M to 108MHz
FM receive characteristics; MONO :
fc = 80MHz, fm = 1kHz, 22.5kHzdev. Note that Soft_mute = 1, Soft_stereo function OFF, IHF-BPF used
3dB sensitivity
Practical sensitivity 1
Practical sensitivity 2 (Reference)
Demodulation output
Channel balance
Signal-to-noise ratio
Total harmonic distortion 1
(MONO)
Total harmonic distortion 2
(MONO)
Field intensity display level
FS
Reg1Dh_bit0 = OFF
Input level at which Reg02h_bit1-3 change
from 1 to 2.
Mute attenuation
Mute-Att.
60dBµV EMF, pin 19 output
60
70
dB
3
10
20
dBµV
EMF
THD2
60dBµV EMF, pin 19 output, 75.0kHz dev.
1.3
3
%
-3dB LS
QS1
QS2
Vo
CB
S/N
THD1
60dBµV, 22.5kHzdev output standard,
-3dB input.
Input at S/N = 30dB
De-emphasis = 75µs, SG open display
Input at S/N = 26dB
De-emphasis = 75µs, SG terminal display
60dBµV EMF, pin 19 output
60dBµV EMF, pin 18 output/pin 19 output
60dBµV EMF, pin 19 output
60dBµV EMF, pin 19 output, 22.5kHz dev.
80
-2
48
110
0
58
0.4
1.5
160
2
mVrms
dB
dB
%
1.10
8
16
5
17
dBµV
EMF
dBµV
EMF
µV
76
Ratings
typ
12
0.3
3
3
max
17
0.8
30
30
108
mA
mA
µA
µA
MHz
Unit
FM receive characteristics ; STEREO characteristics :
fc = 80MHz, fm = 1kHz, VIN = 60dBµV EMF, Pilot = 10% (7.5kHzdev), MPX-Filter used
Separation
Total harmonic distortion (Main)
SEP
THD-ST1
L-mod, pin 19 / pin 18 output
L+R signals = 30% (22.5kHz dev.)
Main-mod (for L + R input), 19 output
IHF_BPF L+R signals = 30% (22.5kHzdev.)
0.6
1.8
%
20
35
dB
Interface block allowable operation range
at Ta = -20 to +70°C, VSS = 0V
Parameter
Supply voltage
Digital block input
Symbol
VDD
VIH
VIL
Digital block output
IOL
VOL
External clock operating frequency
fclk_ext
High-level input voltage range
Low-level input voltage range
Output current at Low level
Output voltage at Low level IOL = 2mA
Clock frequency for external input
32k
32.768k
Conditions
min
2.5
0.7VDD
0
2.0
0.6
20M
Ratings
typ
max
4.0
VDD
0.1VDD
V
V
V
mA
V
Hz
Unit
Note : External clock input (pin 12) allows also input of the sine wave signal.
No.A0891-2/17
LV24230LP-A
Package Dimensions
unit : mm (typ)
3347
TOP VIEW
4.0
SIDE VIEW
(0.0625)
BOTTOM VIEW
0.35
(0.15)
4.0
0.5
2
0.25
0.5
1
(0.75)
0.0NOM
0.85MAX
SIDE VIEW
SANYO : VQLP24(4.0X4.0)
Pin Assignment
Line_out_R
Vstabi
MPX
24
(0.75)
0.35
18 17 16 15 14 13
Line_out_L 19
Package-GND 20
Package-GND 21
Package-GND 22
Package-GND 23
GND 24
1
FM_ANT1
VCC
NC
NC
12 Ext_CLK_IN
11 Package-GND
10 Package-GND
9 Package-GND
8 Package-GND
7 SCL
2
FM_ANT2
3
VIO
4
VDD
5
INT
6
SDA
No.A0891-3/17
LV24230LP-A
Block Diagram
Line_out_R
Vstabi
MPX
18
17
16
15
14
13
Line_out_L 19
Line SW
And
Mute
Voltage
Stabilizer
To
Each Block
V
CC
NC
NC
12 Ext_CLK_IN
Package_GND 20
Buffer
AMP
11 Package_GND
FM
Package_GND 21
Demodulator
Stereo
Decorder
De-
emphasis
10 Package_GND
Package_GND 22
FM Selectivity
Filter
FLL
Tuning
Quadrature
Oscillator
To
Each
Block
2
FM_ANT2
3
VIO
4
V
DD
Tuning
System
Power
Manage
ment
Digital Interface
I
2
C Conversion
9
Package_GND
Package_GND 23
RF and FM
Quadrature
Mixer
8
Package_GND
GND 24
To
Each Block
1
FM_ANT1
7
SCL
5
INT
6
SDA
No.A0891-4/17
LV24230LP-A
Pin Function
Pin No.
1
2
3
4
5
Pin name
FM-ANT1
FM-ANT2
VI/O
VDD
INT
Description
Antenna input
Antenna GND
Digital interface supply voltage
Digital supply voltage
Interrupt line
Pin voltage
1V
1V
Antenna input pin
Antenna input pin. For pin 1 single input, pin 2 is set to AC_GND
via capacity
Power pin dedicated to the interface input/output elements
Power pin for digital block
Output pin dedicated to interrupt
(hardware output: used for options)
Addition of pull-up or pull-down resistor recommended to cope
with initial instability
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
SDA
SCL
Package-GND
Package-GND
Package-GND
Package-GND
Ext_CLK_IN
VCC
NC
Vstabi.
NC
MPX
LINE-OUT-R
LINE-OUT-L
Package-GND
Package-GND
Package-GND
Package-GND
GND
MPX-signal output
Radio Rch Line-output
Radio Lch Line-output
GND for package-shield
GND for package-shield
GND for package-shield
GND for package-shield
GND (Analog and Digital GND)
2.3V
1.2V
1.2V
Stabilizer voltage
2.6V
Digital interface DATA ine)
Digital interface Clock line)
GND for package-shield
GND for package-shield
GND for package-shield
GND for package-shield
Reference clock-source input
for measurement
Analog supply voltage
Bidirectional data line. Pull up to Vio line with 2.2k resistor
Clock wire. Pull up to Vio line with 2.2k resistor
BND pin for package shield
BND pin for package shield
BND pin for package shield
BND pin for package shield
External standard CLK input pin. Connect X’tal, if used, to GND.
(CITIZEN CFS-206, CM31S recommended)
Power pin for analog (tuner) block
Keep this open.
Local oscillator reference bias pin. NC pin to be used
Keep this open.
Stereo decoder input monitor pin. NC pin to be used
Audio R_ch output
Audio L_ch output
GND pin for package shield
GND pin for package shield
GND pin for package shield
GND pin for package shield
GND pin for analog (FM tuner) block and digital (control) block
Supplement
No.A0891-5/17
京公网安备 11010802033920号
EEWORLD
