AZ100LVEL11
PECL/ECL 1:2 Differential Fanout
Buffer
D
ESCRIPTION
The
AZ100LVEL11
is a differential 1:2 fanout gate. The device is
functionally similar to the E111 device but with higher performance
capabilities. Having within-device skews and output transition times
significantly improved over the E111, the AZ100LVEL11 is ideally suited
for those applications that require the ultimate in AC performance.
The differential inputs of the AZ100LVEL11 employ clamping circuitry to
maintain stability under open input conditions. If the inputs are left open,
the Q outputs will go LOW.
The AZ100LVEL11 is a direct replacement for the ON Semi
MC100LVEL11 and MC100EL11
•
•
•
•
www.azmicrotek.com
F
EATURES
265ps propagation delay
5ps skew between outputs
Internal input pull-down
resistors
Direct replace for ON Semi
MC100LVEL11 and
MC100EL11
A
PPLICATIONS
•
General applications
B
LOCK
D
IAGRAM
P
ACKAGE
A
VAILABILITY
•
•
•
•
MLP8
SOIC8
MSOP8
Green/RoHS Compliant/Pb-Free
Order Number
AZ100LVEL11NG
1
AZ100LVEL11D+
1
AZ100LVEL11TG
1
1
2
Package
MLP8
SOIC8
MSOP8
Marking
L1G
2
AZM100+LVEL11
2
AZHGLV11
2
Tape & Reel
- Add 'R1' at end of order number for 7in (1k parts), 'R2' (2.5k) for 13in
See www.azmicrotek.com for
date code format
1630 S Stapley Dr, Suite 127
Mesa, AZ 85204 USA
May 2012, Rev 2.0
www.azmicrotek.com
+1-480-962-5881
Request a Sample
Arizona Microtek, Inc.
AZ100LVEL11
ECL/PECL 1:2 Differential Fanout Buffer
P
IN
D
ESCRIPTION AND
C
ONFIGURATION
Table 1 - Pin Description
Pin
1
2
3
4
5
6
7
8
Name
Q0
Q0
Q1
Q1
V
EE
D
D
V
CC
Type
Input
Input
Input
Output
Power
Output
Output
Power
Function
Data Input
Data Input
Data Input
Data Input
Negative Supply
Data Output
Data Output
Positive Supply
MLP8
Q0 1
8
V
CC
Q0 1
8 V
CC
Q0
2
7
D
Q0 2
SOIC8
MSOP8
7
D
Q1
3
6
D
Q1 3
6
D
Q1
4
5
V
EE
Q1 4
5
V
EE
Figure 1 - Pin Configuration for MLP8 & SOIC8/MSOP8
For MLP8, leave center bottom pad open or connect to V
EE
www.azmicrotek.com
+1-480-962-5881
Request a Sample
2
May 2012, Rev 2.0
Arizona Microtek, Inc.
AZ100LVEL11
ECL/PECL 1:2 Differential Fanout Buffer
E
NGINEERING
N
OTES
800
700
600
Vout pp (mV)
500
400
300
200
100
0
0
200
400
600
800
1000
1200
1400
1600
1800
2000
Frequency (MHz)
Figure 2 - Typical Output Swing
P
ERFORMANCE DATA
Table 2 – Absolute Maximum Ratings
Symbol
V
CC
V
I
V
EE
V
I
I
OUT
T
A
T
STG
ESD
HBM
ESD
MM
ESD
CDM
Characteristic
PECL Power Supply
PECL Input Voltage
ECL Power Supply
ECL Input Voltage
Output Current
Operating Temperature Range
Storage Temperature Range
Human Body Model
Machine Model
Charged Device Model
Condition
V
EE
= 0V
V
EE
= 0V
V
CC
= 0V
V
CC
= 0V
Continuous
Surge
Rating
0 to +8.0
0 to +6.0
-8.0 to 0
-6.0 to 0
50
100
-40 to +85
-65 to +150
2500
200
2500
Unit
V
V
V
V
mA
°C
°C
V
V
V
www.azmicrotek.com
+1-480-962-5881
Request a Sample
3
May 2012, Rev 2.0
Arizona Microtek, Inc.
AZ100LVEL11
ECL/PECL 1:2 Differential Fanout Buffer
Table 3 - ECL DC Characteristics
ECL DC Characteristics (V
EE
= -3.0V to -5.5V, V
CC
= GND)
Symbol
V
OH
V
OL
V
IH
V
IL
I
IL
I
IH
I
EE
1
Characteristic
Min
Output HIGH Voltage
1
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input LOW Current
Input HIGH Current
Power Supply Current
1
-40 °C
Typ
-1005
-1695
0 °C
Max
-880
-1555
-880
-1475
25 °C
Max
-880
-1620
-880
-1475
85 °C
Max
-880
-1620
-880
-1475
Unit
Max
-880
-1620
-880
-1475
Min
-1025
-1810
-1165
-1810
-150
Typ
-955
-1705
Min
-1025
-1810
-1165
-1810
-150
Typ
-955
-1705
Min
-1025
-1810
-1165
-1810
-150
Typ
-955
-1705
-1085
-1830
-1165
-1810
-150
mV
mV
mV
mV
µA
µA
mA
150
22
31
23
150
31
24
150
31
28
150
34
Each output is terminated through a 50Ω resistor to V
CC
-2V
Table 4 - LVPECL DC Characteristics
LVPECL DC Characteristics (V
EE
= GND, V
CC
= +3.3V)
Symbol
V
OH
V
OL
V
IH
V
IL
I
IL
I
IH
I
EE
1
Characteristic
Min
Output HIGH Voltage
1
Output LOW Voltage
1
-40 °C
Typ
2295
1605
0 °C
Max
2420
1745
2420
1825
25 °C
Max
2420
1680
2420
1825
85 °C
Max
2420
1680
2420
1825
Unit
Max
2420
1680
2420
1825
Min
2275
1490
2135
1490
-150
Typ
2345
1595
Min
2275
1490
2135
1490
-150
Typ
2345
1595
Min
2275
1490
2135
1490
-150
Typ
2345
1595
2215
1470
2135
1490
-150
mV
mV
mV
mV
µA
µA
mA
Input HIGH Voltage
Input LOW Voltage
Input LOW Current
Input HIGH Current
Power Supply Current
150
22
31
23
150
31
24
150
31
28
150
34
Each output is terminated through a 50Ω resistor to V
CC
-2V
Table 5 - PECL DC Characteristics
PECL DC Characteristics (V
EE
= GND, V
CC
= +5.0V)
Symbol
V
OH
V
OL
V
IH
V
IL
I
IL
I
IH
I
EE
1
Characteristic
Min
Output HIGH Voltage
1
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input LOW Current
Input HIGH Current
Power Supply Current
1
-40 °C
Typ
3995
3305
0 °C
Max
4120
3445
4120
3525
25 °C
Max
4120
3380
4120
3525
85 °C
Max
4120
3380
4120
3525
Unit
Max
4120
3380
4120
3525
Min
3975
3190
3835
3190
-150
Typ
4045
3295
Min
3975
3190
3835
3190
-150
Typ
4045
3295
Min
3975
3190
3835
3190
-150
Typ
4045
3295
3915
3170
3835
3190
-150
mV
mV
mV
mV
µA
µA
mA
150
22
31
23
150
31
24
150
31
28
150
34
Each output is terminated through a 50Ω resistor to V
CC
-2V
4
May 2012, Rev 2.0
www.azmicrotek.com
+1-480-962-5881
Request a Sample
Arizona Microtek, Inc.
AZ100LVEL11
ECL/PECL 1:2 Differential Fanout Buffer
Table 6 - AC Characteristics
AC Characteristics (V
EE
= -3.0V to -5.5V, V
CC
= GND or V
EE
= GND, V
CC
= +3.0V to +5.0V)
Symbol
t
PLH
/t
PHL
t
skew
V
PP
V
CMR
t
r
/t
f
1
2
Characteristic
Propagation Delay to
Output
Duty Cycle Skew
1
Within Device Skew
2
Minimum Input Swing
3
Common Mode Range
4
Output Rise/Fall Times Q
(20%-80%)
-40 °C
Min
135
0 °C
Max
335
25 °C
Max
335
20
20
150
V
CC
-
0.2
260
V
EE
+
1.2
100
V
CC
-
0.2
260
85 °C
Max
340
20
20
150
V
EE
+
1.2
100
V
CC
-
0.2
260
Unit
Max
365
20
20
Typ
260
5
5
Min
185
Typ
260
5
5
Min
190
Typ
265
5
5
Min
215
Typ
310
5
5
ps
ps
ps
mV
V
ps
150
V
EE
+
1.2
100
V
CC
-
0.2
260
150
V
EE
+
1.2
100
Within-device skew defined as identical transitions on similar paths through a device.
Duty cycle skew is the difference between a t
PLH
and t
PHL
propagation delay through a device.
V
PP
is the minimum peak-to-peak differential input swing for which AC parameters guaranteed. The device has
a DC gain of 40.
The V
CMR
range is referenced to the most positive side of the differential input signal. Normal operation is
obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V
PP
(min)
and 1V.
3
4
www.azmicrotek.com
+1-480-962-5881
Request a Sample
5
May 2012, Rev 2.0
京公网安备 11010802033920号
EEWORLD
