TMM-130-06-SM-S-SM-24-TR datasheet, PDF

TMM-130-06-SM-S-SM-24-TR: DescriptionBoard Connector, 29 Contact(s), 1 Row(s), Male, Straight, Surface Mount Terminal,; CategoryThe connector The connector; File Size148KB，1 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

TMM-130-06-SM-S-SM-24-TR Overview

Board Connector, 29 Contact(s), 1 Row(s), Male, Straight, Surface Mount Terminal,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	POLARIZED
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD
Contact completed and terminated	MATTE TIN
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	TMM
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	2 mm
Termination type	SURFACE MOUNT
Total number of contacts	29

Is the '*' symbol in Verilog considered a multiplier?: Does a '*' in a Verilog formula mean that a multiplier is used? If there is a '*' sign in the array, does it count as using a multiplier? The following statement: ref_line0_data[0*36+:36];...; 1nnocent EE_FPGA Learning Park

【Qinheng RISC-V core CH582】Evaluation summary: According to the submitted evaluation plan: 1. Unboxing and hardware appreciation 2. Development environment construction and data collection and download 3. Official routine evaluation of the develop...; kit7828 Domestic Chip Exchange

PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full): PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full version)...; bqgup Innovation Lab

Cache Coherence: 1. Configure cacheConfigure L1 Cache:CACHE_L1pSetSize(); CACHE_L1dSetSize(); Configure L2 cache:By default, L2 cache is disabled at startup, and all L2 is SRAM. If DSP/BIOS is enabled, L2 cache is aut...; fish001 DSP and ARM Processors

Draw a process flow chart for the production of a DC regulated power supply.: [i=s]This post was last edited by Electronic Xiaobai 2 on 2020-3-25 09:34[/i]Please help me draw a process flow chart for the production of DC regulated power supply....; 电子小白2 Integrated technical exchanges

Problems with batch modification of silk screen printing on PCB: I use AD13 to draw, and the font size of the PCB silk screen is a bit large. Can an expert tell me if there is a way to modify the silk screen in batches? Thank you!...; chenbingjy PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components