EEWORLDEEWORLDEEWORLD

Part Number

Search

530BA148M000DG

Description
LVDS Output Clock Oscillator, 148MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530BA148M000DG Overview

LVDS Output Clock Oscillator, 148MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BA148M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency148 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Mil MYC-JX8MPQ Review] + Face recognition opening system based on QT+OpenCV
After introducing QT in the previous article, we started to test it in other ways. For example, our development board also supports external cameras. This time we tested an open source project, a face...
流行科技 Special Edition for Assessment Centres
Add horizontal lines to letters in Altium designer 19
[i=s]This post was last edited by wsw_whu on 2019-11-27 22:29[/i]Dear friends:The AD version I use should be the cracked version 19.0, but there are always problems when adding horizontal lines to let...
wsw_whu PCB Design
Oppenheim's Signals and Systems (Second Edition, Chinese Edition)
Classic tutorial, the information is very clear, and it is in Chinese.The concepts of signals and systems appear in a wide range of fields, and the ideas and methods related to these concepts play an ...
arui1999 Download Centre
The CPU cooling fan of Linux keeps spinning, and the CPU usage is as high as 99%
#Linux's CPU cooling fan keeps spinning, and the CPU usage is as high as 99%. ## Use the SecureCRT tool to first run the program to be tested, then set the network communication port, connect the IP a...
bqgup Innovation Lab
FAQ_Use the start tone command to test the center frequency
Author: Joshua Zhu, ST engineerClick to download pdf document to view:Keywords: BlueNRG-MS, center frequencyQuestion: When developing products using BlueNRG-MS, customers often ask: Why is the output ...
nmg ST - Low Power RF
[STM32WB55 Review] BLE protocol stack and dual-core communication
[i=s]This post was last edited by cruelfox on 2019-5-25 17:12[/i] The analysis in my previous post has already hinted that IPCC hardware IRQ is related to BLE communication. IPCC is one of the communi...
cruelfox RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号