935275618118 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 935275618118

935275618118: DescriptionLVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PQCC24, 3.50 X 5.50 MM, 0.85 MM HEIGHT, PLASTIC, SOT-815-1, DHVQFN-24; Categorylogic logic; File Size142KB，20 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

935275618118 Overview

LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PQCC24, 3.50 X 5.50 MM, 0.85 MM HEIGHT, PLASTIC, SOT-815-1, DHVQFN-24

935275618118 Parametric

Parameter Name	Attribute value
Maker	NXP
package instruction	HVQCCN,
Reach Compliance Code	unknown
series	LVC/LCX/Z
JESD-30 code	R-PQCC-N24
JESD-609 code	e4
length	5.5 mm
Logic integrated circuit type	BUS DRIVER
Number of digits	10
Number of functions	1
Number of ports	2
Number of terminals	24
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	HVQCCN
Package shape	RECTANGULAR
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
propagation delay (tpd)	11 ns
Maximum seat height	1 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	2.7 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
width	3.5 mm

Preview

Download Datasheet

View All

74LVC821A

10-bit D-type flip-flop with 5 V tolerant inputs/outputs;

positive-edge trigger; 3-state

Rev. 4 — 23 November 2012

Product data sheet

1. General description

The 74LVC821A is a 10-bit D-type flip-flop featuring separate D-type inputs for each

flip-flop and 3-state outputs for bus-oriented applications. A clock input (pin CP) and an

output enable input (pin OE) are common to all flip-flops. The ten flip-flops store the state

of their individual D-inputs that meet the set-up and hold times requirements on the

LOW-to-HIGH CP transition. When pin OE is LOW, the contents of the ten flip-flops are

available at the outputs.

When pin OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the

OE inputs does not affect the state of the flip-flops.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be

applied to the outputs. These features allow the use of these devices as translators in

mixed 3.3 V and 5 V applications.

2. Features and benefits



5 V tolerant inputs and outputs; for interfacing with 5 V logic

Wide supply voltage range from 1.2 V to 3.6 V

CMOS low power consumption

Direct interface with TTL levels

Flow-through pinout architecture

10-bit positive edge-triggered register

Independent register and 3-state buffer operation

Complies with JEDEC standard:



JESD8-7A (1.65 V to 1.95 V)



JESD8-5A (2.3 V to 2.7 V)



JESD8-C/JESD36 (2.7 V to 3.6 V)



ESD protection:



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-B exceeds 200 V



CDM JESD22-C101E exceeds 1000 V



Specified from

40 C

to +85

C

and

40 C

to +125

C.

935275618118 Related Products

	935275618118	935275618115
Description	LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PQCC24, 3.50 X 5.50 MM, 0.85 MM HEIGHT, PLASTIC, SOT-815-1, DHVQFN-24	LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PQCC24, 3.50 X 5.50 MM, 0.85 MM HEIGHT, PLASTIC, SOT-815-1, DHVQFN-24
Maker	NXP	NXP
package instruction	HVQCCN,	HVQCCN,
Reach Compliance Code	unknown	unknown
series	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PQCC-N24	R-PQCC-N24
JESD-609 code	e4	e4
length	5.5 mm	5.5 mm
Logic integrated circuit type	BUS DRIVER	BUS DRIVER
Number of digits	10	10
Number of functions	1	1
Number of ports	2	2
Number of terminals	24	24
Maximum operating temperature	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE
Output polarity	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	HVQCCN	HVQCCN
Package shape	RECTANGULAR	RECTANGULAR
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
propagation delay (tpd)	11 ns	11 ns
Maximum seat height	1 mm	1 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V
Minimum supply voltage (Vsup)	1.2 V	1.2 V
Nominal supply voltage (Vsup)	2.7 V	2.7 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD
Terminal form	NO LEAD	NO LEAD
Terminal pitch	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD
width	3.5 mm	3.5 mm

Recommended Resources

Pulse LED power saving indicator light

One of the single-phase speed regulation circuits of torque motors

Circuit diagram for detecting direction of rotation

LT1111 working principle diagram (b)

Sensor bridge differential voltage input amplifier circuit

High output voltage integrated regulated power supply composed of CW137

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components