HDWM-49-55-G-D-230 datasheet, PDF

Datasheet> All Categories > The connector> The connector> HDWM-49-55-G-D-230

HDWM-49-55-G-D-230: DescriptionBoard Stacking Connector, 98 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT; CategoryThe connector The connector; File Size1MB，1 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

HDWM-49-55-G-D-230 Overview

Board Stacking Connector, 98 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT

HDWM-49-55-G-D-230 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (10) OVER NICKEL (50)
Contact completed and terminated	GOLD FLASH OVER NICKEL (50)
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	HDWM
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	1.27 mm
Termination type	SOLDER
Total number of contacts	98

Preview

Download Datasheet

View All

F-208

DWM–20–53–G–S–300

DWM–10–59–G–D–500

HDWM–32–51–S–D–230

BOARD STACKER

DWM, HDWM SERIES

SPECIFICATIONS

Mates with:

SMS, SLM, RSM

DWM

For complete speciﬁcations

see www.samtec.com?DWM

Insulator Material:

Top: Black LCP

Bottom: Natural LCP

Terminal Material:

Phosphor Bronze

Plating:

Au or Sn over 50µ"

(1,27µm) Ni

Current Rating:

Operating Temp Range:

-55°C to + 105°C with Tin

-55°C to + 125°C with Gold

RoHS Compliant:

Yes

B o a rd

Stacking

SO CK ET

PR OF ILE

OV ER AL L PO ST

T/ H

PI N

(O AL )

OV ER AL L

SM T

PI N

(O AL )

BO AR D

SP AC E

ST AC KE R

HE IG HT

HDWM

For complete speciﬁcations

see www.samtec.com?HDWM

Same as DWM except

not CSA rated.

TA IL

(1,27mm)

.050" pitch

TYPE

STRIP

Note:

These Series are

non-standard, non-returnable.

NO. PINS

PER ROW

LEAD

STYLE

Specify

LEAD

STYLE

from

chart

PLATING

OPTION

ROW

OPTION

STACKER

HEIGHT

OTHER

OPTION

Processing:

Max Processing Temp:

230°C for 60 seconds, or

260°C for 20 seconds 3x

Lead-Free Solderable:

Yes

thru

DWM

–G

= 10µ" (0,25µm)

Gold on post,

Gold ﬂash

on tail

–S

= Single

Row

–“XXX”

= Stacker

Height

Example:

–250 =

(6,35mm)

.250"

– “XXX”

= Polarized

Position

(Specify

position of

omitted pin)

–D

= Double

Row

–S

= 30µ" (0,76µm)

Gold on post,

Matte Tin

on tail

= Standard Board Spacer

HDWM

= High Temp Board Spacer

(1,27) .050 x

No. of Positions

(2,48)

.098

(1,27) .050 TYP

100

(2,54)

.100

(4,98)

.196

(0,46) .018 SQ

(0,00)

.000

MIN

OAL

(2,54)

.100

STACKER

HEIGHT

(5,08)

.200

MIN

LEAD

STYLE

–01

–51

–52

–53

–54

–55

–56

–57

–58

–59

–60

–61

OAL

(11,43) .450

(10,41) .410

(10,80) .425

(12,83) .505

(14,10) .555

(15,49) .610

(15,88) .625

(16,51) .650

(17,91) .705

(19,18) .755

(20,96) .825

(26,67) 1.050

www.samtec.com

(0,51)

.020

(0,51) .020 DIA

(3,05)

.120

WWW.SAMTEC.COM

Recommended Resources

Timing circuit b composed of CMOS 555 (ICM7555)

Series switching power supply circuit composed of CW3524 02

Power feedback control circuit

Multiple motors start control circuit at the same time

Electronic tuning fork circuit

1kHz to 1MHz sinusoidal oscillator circuit

[Automatic clock-in walking timer system based on face recognition] Unboxing (1): SiPEED Maix Bit (K210): Today, the development board of Digi-Key's Innovation Design Competition has finally arrived. I am full of excitement and anticipation! Here is an unboxing report and a hands-on experience! (I'll tell...; alanlan86 DigiKey Technology Zone

Learn more about the application of Xilinx FPGA general-purpose IP cores in communications: The book "Xilinx FPGA Advanced Application: Detailed Explanation and Design and Development of General IP Cores" systematically explains the IP hard cores inside Xilinx FPGA in the field of communicat...; arui1999 Download Centre

MSP430__SD card FAT16 reading and writing program based on MSP430 learning and development system: ######################################################################## Next, let me introduce a SD card FAT16 reading and writing program based on MSP430 learning and development system The basic st...; 火辣西米秀 Microcontroller MCU

C++ (class template inheritance): The searcharray template in the following program inherits the previous freearray template class, and then implements the search operation for specific array elements based on it: //This template inhe...; fish001 Microcontroller MCU

FPGA Memory Recommendations (Using Vivado Design Suite): ...; 至芯科技FPGA大牛 FPGA/CPLD

Compile error 'OCDROM' definition out of range: Seniors, how to solve this problem when compiling?...; 莫道 Renesas Electronics MCUs

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components