ABM4B-FREQ1-CL-R100-B-Y-2-T datasheet, PDF

ABM4B-FREQ1-CL-R100-B-Y-2-T: DescriptionParallel - Fundamental Quartz Crystal, 6MHz Min, 6.999MHz Max, ROHS COMPLIANT PACKAGE-4; CategoryPassive components Crystal/resonator; File Size229KB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABM4B-FREQ1-CL-R100-B-Y-2-T Overview

Parallel - Fundamental Quartz Crystal, 6MHz Min, 6.999MHz Max, ROHS COMPLIANT PACKAGE-4

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	conform to
Maker	Abracon
package instruction	ROHS COMPLIANT PACKAGE-4
Reach Compliance Code	compliant
Other features	TAPE AND REEL
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.003%
frequency tolerance	20 ppm
Manufacturer's serial number	ABM4B
Installation features	SURFACE MOUNT
Maximum operating frequency	6.999 MHz
Minimum operating frequency	6 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
physical size	L7.0XB5.0XH1.4 (mm)/L0.276XB0.197XH0.055 (inch)
Series resistance	100 Ω
surface mount	YES

China's chips look forward to new breakthroughs: China's chips face embarrassment, looking forward to new breakthroughs 2006-6-22　　Once upon a time, Chinese IC design companies seemed to have achieved a "clustered breakthrough in 'Chinese chips'". H...; ehk PCB Design

Hiring embedded software engineer: Headhunter position [Beijing] Job responsibilities: 1. Responsible for the company's video security project development. 2. Responsible for network video protocol (RTSP, RTP, SIP) analysis, video data...; ff318421749 Recruitment

dsp28335 AD sampling DMA transfer: [size=4]Three modes are configured: single mode, continuous mode and DMA transfer[/size] [size=4]The single mode is to call the acquisition function once, collect at a specified AD port, and sample wh...; fish001 DSP and ARM Processors

EEWORLD University ---- Webinar - How to quickly design power rails for Xilinx FPGA and SoC: Webinar - How to quickly design power rails for Xilinx FPGAs and SoCs : https://training.eeworld.com.cn/course/5283In this webinar in cooperation with farnell it will be discussed how to use the Texas...; hi5 Talking

EEWORLD University----simulink video tutorial: Simulink video tutorial : https://training.eeworld.com.cn/course/26681Simulink video tutorial...; 桂花蒸 Embedded System

Interleaved CCM Totem Pole Bridgeless Power Factor Correction (PFC) Reference Design: This design illustrates how to control this power stage using a C2000 MCU and LMG3410 GaN FET modules.To improve efficiency, this design uses adaptive dead time and phase shedding methods. Nonlinear v...; Jacktang Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components