531NB350M000DGR datasheet, PDF

531NB350M000DGR: DescriptionLVDS Output Clock Oscillator, 350MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB350M000DGR Overview

LVDS Output Clock Oscillator, 350MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	350 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

TI uses Magma's EDA to develop 65nm wireless chips: Magma Design Automation Inc. of the United States recently announced that Texas Instruments used Magma's automatic layout design EDA tool "Blast Fusion" in the design of wireless communication chips t...; fighting FPGA/CPLD

[RVB2601 Creative Application Development] Short recording, playback and printing of recording data: [i=s]This post was last edited by onoff on 2022-6-4 18:01[/i]Refer to the examples on the official website, the SDK examples, and ch2601_ft_demo.I transplanted ft.c to my own project. The c file and s...; onoff XuanTie RISC-V Activity Zone

When the carrier data reaches the receiving end, how does the receiving end identify this information?: I would like to ask: For the signals composed of multiple identical waveforms as shown in 1, 2, and 3 in the following figure, when the carrier data reaches the receiving end, how does the receiving e...; 深圳小花 MCU

SparkRoad Review (7) - FPGA Serial Port Test: Anlu's development board is equipped with a USB2UART module, which is connected to the USB-to-serial port through the microcontroller on the board. It is not possible to open the built-in routine 6_ua...; bigbat Domestic Chip Exchange

Welcome to join our "EDA/IC Design" QQ group!: In order to facilitate communication and discussion, as the moderator of this forum, I have specially established a QQ exchange group. The group number is: 32914962. Welcome everyone to join! Don’t fo...; ys3663391 FPGA/CPLD

Disable AD auto-start JLink: After reinstalling AD, JLink suddenly stopped working. I found that JLink was automatically started when running AD.Just uncheck these two....; LinQian_Sun Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components