SMP01S-0.3NS-50RW datasheet, PDF

SMP01S-0.3NS-50RW: DescriptionPassive Delay Line, 1-Func, 1-Tap, True Output, Hybrid, PDSO4, LOW PROFILE, PLASTIC, SMT-4; Categorylogic logic; File Size70KB，1 Pages; ManufacturerRCD Components Inc.; Websitehttp://www.rcdcomponents.com/; Environmental Compliance

Download Datasheet Parametric View All

SMP01S-0.3NS-50RW Overview

Passive Delay Line, 1-Func, 1-Tap, True Output, Hybrid, PDSO4, LOW PROFILE, PLASTIC, SMT-4

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	RCD Components Inc.
Parts packaging code	SOIC
package instruction	LOW PROFILE, PLASTIC, SMT-4
Contacts	4
Reach Compliance Code	compliant
Other features	MAX RISE TIME CAPTURED
JESD-30 code	R-PDSO-J4
JESD-609 code	e3
Logic integrated circuit type	PASSIVE DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output impedance nominal value (Z0)	50 Ω
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOJ
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
surface mount	YES
technology	HYBRID
Temperature level	COMMERCIAL
Terminal surface	MATTE TIN
Terminal form	J BEND
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	0.3 ns

What do you think of Huawei HiSilicon's operation?: Can Huawei really withstand US sanctions?...; 不足论 Talking about work

I need help with an algorithmic problem related to permutations and combinations: To generate an array, the array has 4 elements, each element has a value of 0 to 7, and the sum of the 4 elements is 7. This should be easier to understand. There are 7 coins, all placed in 4 plates. ...; littleshrimp Integrated technical exchanges

LabVIEW FPGA in Hardware-in-the-Loop (HIL) Simulation Applications: Hardware-in-the-loop (HIL) simulation can simulate devices in a virtual operating environment very realistically. A typical HIL system includes sensors for receiving data from the control system, actu...; frozenviolet FPGA/CPLD

[Synopsys IP Resources] Integrated MAC, PCS, and PHY IP for 400G/800G Ethernet: The bandwidth required to handle more complex data is increasing rapidly, driving the data rates of 800G and 1.6T. There are many factors that contribute to this, such as the increase in the number of...; arui1999 Integrated technical exchanges

【ESP32-C3-DevKitM-1】+ Build the software environment for ESP32-C3 development based on the user manual: [i=s]This post was last edited by chrisrh on 2021-7-11 23:01[/i]Failed to successfully use Thonny to complete C3 related burning. First use ESP-IDF to configure, compile, and download according to the...; chrisrh Domestic Chip Exchange

Application of USB in Data Acquisition System: The universal serial bus (USB), which has become the standard of PC, provides great convenience for multi-point data collection. USB can realize more effective, economical and more data collection tha...; frozenviolet Test/Measurement

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components