SSB7TG031381 datasheet, PDF - EEWORLD Datasheet

SSB7TG031381: Description20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK; CategoryThe connector; File Size118KB，2 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

SSB7TG031381 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

Parameter Name	Attribute value
Maker	TE Connectivity
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	94V-2, POLYPROPYLENE
Fastening method	SCREW
Manufacturer's serial number	SSB7
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	3
Rated current	20 A
Rated voltage	600 V
safety certificate	UL; CSA
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	12 AWG

FPGA pipeline design: The so-called pipeline processing, like the production assembly line, divides the operation execution workload into several time-balanced operation segments, which are continuously input from the star...; zxopenljx EE_FPGA Learning Park

【Qinheng CH582】6 CH582 four low power mode current measurement: CH582 has a total of 4 power consumption levels. 1. Idle mode:All peripherals maintain normal power supply, the core stops running, and the clock system runs. After detecting a wake-up event, it can b...; tagetage Domestic Chip Exchange

Recently, there have been frequent incidents of electric vehicle explosions and fires. What do you think about this? ?: I just bought a Niu electric scooter two months ago and became a "car owner". After I was forced to learn how to drive an electric scooter, I was a road killer. I don't want to drive it, so I'm really...; okhxyyo Power technology

Explanation of several clock frequencies in LPC2478: [size=4]The English datasheet contains several names such as CCLK and PCLK. Their specific meanings are as follows: [/size] [size=4] [/size] [size=4]There are three crystal oscillators in LPC2478. One...; Jacktang DSP and ARM Processors

(Transfer) Detailed explanation of the CC2640R2F BLE5.0 BLE connection parameter update process: We have already explained the concept and function of connection parameters in detail in the Generic Access Profile (GAP) chapter. This chapter demonstrates how to implement connection parameter updat...; freebsder RF/Wirelessly

Real-time Zooming Module of Digital X-ray Image Based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components