EEWORLDEEWORLDEEWORLD

Part Number

Search

HD74AVC16834TEL

Description
Bus Driver, CMOS, PDSO56
Categorylogic    logic   
File Size307KB,10 Pages
ManufacturerHitachi (Renesas )
Websitehttp://www.renesas.com/eng/
Download Datasheet Parametric View All

HD74AVC16834TEL Overview

Bus Driver, CMOS, PDSO56

HD74AVC16834TEL Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHitachi (Renesas )
package instructionTSSOP, TSSOP56,.3,20
Reach Compliance Codeunknown
JESD-30 codeR-PDSO-G56
Logic integrated circuit typeBUS DRIVER
Number of terminals56
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP56,.3,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply3.3 V
Certification statusNot Qualified
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
HD74AVC16834
18-bit Universal Bus Driver with 3-state Outputs
ADE-205-291 (Z)
Preliminary
1st. Edition
May 1999
Description
The HD74AVC16834 is a 18-bit universal bus driver is operational at 1.2 V to 3.6 V V
CC
, but designed spe-
cifically for 1.65 V to 3.6 V V
CC
operation.
Data flow from A to Y is controlled by the output enable (OE) input. The device operates in the transparent
mode when the latch enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high
or low logic level. If LE is low, the A data is stored in the latch/flip flop on the low to high transition of CLK.
When OE is high, the outputs are in the high impedance state.
To ensure the high impedance state during power up or power down, OE should be tied to V
CC
through a
pullup registor; the minimum value of the registor is determined by the current sinking capability of the driv-
er.
Features
Overvoltage tolerant inputs / outputs allow mixed voltage mode data communications
I
off
feature supports partial power down mode operation
High output current
±12
mA (@V
CC
= 3.0 V)
Function Table
Inputs
OE
H
L
L
L
L
L
LE
X
L
L
H
H
H
CLK
X
X
X
L or H
A
X
L
H
L
H
X
Output Y
Z
L
H
L
H
Y
0 *1
H:
L:
X:
Z:
:
High level
Low level
Immaterial
High impedance
Low to high transition

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号