A2F060M3D-1CSG484Y datasheet, PDF

A2F060M3D-1CSG484Y: DescriptionFPGA, 1536 CLBS, 60000 GATES, PBGA256; Categorysemiconductor Programmable logic devices; File Size12MB，197 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

A2F060M3D-1CSG484Y Overview

FPGA, 1536 CLBS, 60000 GATES, PBGA256

Parameter Name	Attribute value
Number of functions	1
Number of terminals	256
Maximum supply/operating voltage	1.58 V
Minimum supply/operating voltage	1.42 V
Rated supply voltage	1.5 V
Processing package description	1 MM PITCH, GREEN, FBGA-256
state	ACTIVE
Craftsmanship	CMOS
packaging shape	SQUARE
Package Size	GRID ARRAY, LOW PROFILE
surface mount	Yes
Terminal form	BALL
Terminal spacing	1 mm
Terminal location	BOTTOM
Packaging Materials	PLASTIC/EPOXY
organize	1536 CLBS, 60000 GATES
Number of configurable logic modules	1536
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits	60000

Ink screen calendar based on AB32 and RT-Thread, open source: Project Background This project is one of the participating projects in the [RT-Thread x RISC-V Application Innovation Competition] Project Introduction What problem does this project solve?Traditiona...; Fillmore Real-time operating system RTOS

Transistor common emitter amplifier circuit: [i=s]This post was last edited by S3S4S5S6 on 2020-8-25 15:51[/i]The figure below is a basic triode amplifier circuit. The circuit parameters are marked in the figure. C12 is 4.7pF. The other paramete...; S3S4S5S6 Analog electronics

[RISC-V] Domestic IDE MRS V1.50+JLink! GD32VF103 development practice: [i=s]This post was last edited by Moiiiiilter on 2021-7-16 11:14[/i]Previously, the onboard LINK debugging and downloading of GD32VF103C_START felt very slow. Recently, I found that the latest V1.50 v...; Moiiiiilter Domestic Chip Exchange

28335 Clock, peripheral and register configuration: 1. Clock generation process The external clock or external crystal oscillator provides the clock source OSCCLK to the F28335, enabling the on-chip PLL circuit of the F28335. The PLL circuit multiplies...; Jacktang Microcontroller MCU

The problem of too small spacing between chip leads in AD: [i=s]This post was last edited by yjguohua on 2019-2-20 10:00[/i] [color=#001000][backcolor=rgb(255, 255, 255)]Because the chip pin spacing is less than 10mil, the pad lead spacing is too small, and a...; yjguohua PCB Design

ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components: ##ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components###1. IPC inter-core communication IPC (Inter-Processor Communication) provides an API that is indepen...; bqgup Innovation Lab

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components