2N7294R3 datasheet, PDF - EEWORLD Datasheet

2N7294R3: DescriptionPower Field-Effect Transistor, 23A I(D), 200V, 0.115ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-254AA; CategoryDiscrete semiconductor The transistor; File Size100KB，4 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric View All

2N7294R3 Overview

Power Field-Effect Transistor, 23A I(D), 200V, 0.115ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-254AA

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	FLANGE MOUNT, S-MSFM-P3
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	RADIATION HARDENED
Configuration	SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage	200 V
Maximum drain current (Abs) (ID)	23 A
Maximum drain current (ID)	23 A
Maximum drain-source on-resistance	0.115 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR
JEDEC-95 code	TO-254AA
JESD-30 code	S-MSFM-P3
JESD-609 code	e0
Number of components	1
Number of terminals	3
Operating mode	ENHANCEMENT MODE
Maximum operating temperature	150 °C
Package body material	METAL
Package shape	SQUARE
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Polarity/channel type	N-CHANNEL
Maximum power dissipation(Abs)	125 W
Maximum pulsed drain current (IDM)	69 A
Certification status	Not Qualified
surface mount	NO
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal location	SINGLE
Maximum time at peak reflow temperature	NOT SPECIFIED
Transistor component materials	SILICON
Base Number Matches	1

Initial hardware design, need some information about OMAPL138: Hello everyone, I am a student, and I want to design a board with OMAPL138 as the core. But the information I have is quite mixed, and there is little useful information, so I want to ask if you have ...; 流誓星空 TI Technology Forum

Live Q&A Highlights: Xilinx and Avnet focus on embedded vision applications to support artificial intelligence and assisted driving!: Live event details: https://www.eeworld.com.cn/huodong/Avnet_Xilinx_Webinar_20180510/ Click to view Live date: May 10, 2018, 10:00-11:30 a.m. Live schedule: 1. Xilinx FPGA technology solutions for ADA...; EEWORLD社区 FPGA/CPLD

[ESP32-S2-Kaluga-1 Review] 6. Packing up, the end of the LGVL lighting interface: To reply to the previous post, why the built-in symbol icon cannot be used, just select one of these four in menuconfig, the only difference is the size of the icon. In this way, you can select the WI...; RCSN Domestic Chip Exchange

Can this diagram be used in this way?: Because the IO of the microcontroller is 5V, and the sensor signal is 24V, I hope that the sensor can cut off the signal of the optocoupler while the IO controls the optocoupler. Because the IO of the...; sky999 PCB Design

About downloading programs using emulator: Question: When downloading the program using JT-LINK's SW method, what are the requirements for the high and low levels of the BOOT0 and BOOT1 pins?...; 深圳小花 MCU

Calling the Viterbi kernel: I'm working on the Viterbi decoder recently. I don't know if anyone has the manual for the viterbi core. When I call it, I get a lot of errors like Error (204009): Can't generate netlist output files ...; 'Friday Altera SoC

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components