EEWORLDEEWORLDEEWORLD

Part Number

Search

XRT73LC00AIV-F

Description
PCM Transceiver, 1-Func, CMOS, PQFP44, 10 X 10 MM, 1.40 MM HEIGHT, GREEN, TQFP-44
CategoryWireless rf/communication    Telecom circuit   
File Size475KB,61 Pages
ManufacturerExar
Environmental Compliance  
Download Datasheet Parametric View All

XRT73LC00AIV-F Online Shopping

Suppliers Part Number Price MOQ In stock  
XRT73LC00AIV-F - - View Buy Now

XRT73LC00AIV-F Overview

PCM Transceiver, 1-Func, CMOS, PQFP44, 10 X 10 MM, 1.40 MM HEIGHT, GREEN, TQFP-44

XRT73LC00AIV-F Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerExar
Parts packaging codeQFP
package instruction10 X 10 MM, 1.40 MM HEIGHT, GREEN, TQFP-44
Contacts44
Reach Compliance Codecompliant
JESD-30 codeS-PQFP-G44
JESD-609 codee3
length10 mm
Humidity sensitivity level4
Number of functions1
Number of terminals44
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP44,.47SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum slew rate0.125 mA
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Telecom integrated circuit typesPCM TRANSCEIVER
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width10 mm
XRT73LC00A
E3/DS3/STS-1 LINE INTERFACE UNIT
MAY 2011
REV. 1.0.2
GENERAL DESCRIPTION
The XRT73LC00A DS3/E3/STS-1 Line Interface Unit
is a low power CMOS version of the XRT73L00A and
consists of a line transmitter and receiver integrated
on a single chip and is designed for DS3, E3 or
SONET STS-1 applications.
XRT73LC00A can be configured to support the E3
(34.368 Mbps), DS3 (44.736 Mbps) or the SONET
STS-1 (51.84 Mbps) rates.
In the transmit direction, the XRT73LC00A encodes
input data to either B3ZS (for DS3/STS-1
applications) or HDB3 (for E3 applications) format
and converts the data into the appropriate pulse
shapes for transmission over coaxial cable via a 1:1
transformer.
In the receive direction the XRT73LC00A performs
equalization on incoming signals, performs Clock
Recovery, decodes data from either B3ZS or HDB3
format, converts the receive data into TTL/CMOS
format, checks for LOS or LOL conditions and detects
and declares the occurrence of line code violations.
The XRT73LC00A also contains a 4-Wire
Microprocessor Serial Interface for accessing the on-
chip Command registers.
FEATURES
Incorporates an improved Timing Recovery circuit
and is pin and functional compatible to XRT73L00A
Meets
E3/DS3/STS-1
Requirements
Jitter
Tolerance
Full Loop-Back Capability
Transmit and Receive Power Down Modes
Full Redundancy Support
Contains a 4-Wire Microprocessor Serial Interface
Uses Minimum External components
Low Power CMOS Design
Single +3.3V Power Supply
5 V Tolerant pins
-40°C to +85°C Operating Temperature Range
Available in a 44 pin TQFP package
APPLICATIONS
Interfaces to E3, DS3 or SONET STS-1 Networks
CSU/DSU Equipment
PCM Test Equipment
Fiber Optic Terminals
Multiplexers
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
(510) 668-7000
FAX (510) 668-7017
www.exar.com

Recommended Resources

TI document: How to program a DSP
This manual is a reference for programming the TMS320C6000 digital signalprocessor (DSP) device.Before using this book, you should install the code generation anddebugging tools.This book is divided i...
灞波儿奔 DSP and ARM Processors
Live broadcast with prizes | Registration is open for TI chip technology to help motor development!
Prize-winning live broadcast | TI chip technology helps motor development registrationClick here to register for the live broadcastLive Topic TI chip technology helps motor developmentLive broadcast t...
EEWORLD社区 TI Technology Forum
80-bit extended precision floating point in OCaml
Is there an OCaml library that can take advantage of the 80-bit extended precision floating point types on the IA-32 and x86-64 architectures?Taking advantage of the historical floating point instruct...
fish001 DSP and ARM Processors
Tutorial: How to use Vivado HLS to accelerate algorithm development on FPGA
[align=left][color=rgb(34, 34, 34)][font=微软雅黑][size=4]This series of teaching videos is led by Xilinx senior strategic application engineers to guide you from scratch, step by step, to master Vivado H...
EE大学堂 Training Edition
[Contactless facial recognition access control system] + 1-MAIX_BIT development environment construction
[i=s]This post was last edited by manhuami2007 on 2022-7-7 19:48[/i]1. Introduction to MaixBit development board MaixBit is a development board designed by sipeed based on the K210 chip. The K210 chip...
manhuami2007 DigiKey Technology Zone
【Project source code】Data on FPGA-based DDR3
I'm sending you some ddr3 information to help you and others. Friends who are interested can take a look.attach://460080.rar...
小梅哥 Altera SoC

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号