EEWORLDEEWORLDEEWORLD

Part Number

Search

TSXPC750AVGS12LH

Description
RISC Microprocessor, 32-Bit, 266MHz, CMOS, CBGA360, COLUMN INTERPOSER, CERAMIC, CGA-360
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size169KB,2 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

TSXPC750AVGS12LH Overview

RISC Microprocessor, 32-Bit, 266MHz, CMOS, CBGA360, COLUMN INTERPOSER, CERAMIC, CGA-360

TSXPC750AVGS12LH Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAtmel (Microchip)
Parts packaging codeCGA
package instructionCGA,
Contacts360
Reach Compliance Codecompliant
ECCN code3A001.A.3
Address bus width32
bit size32
boundary scanYES
maximum clock frequency83.3 MHz
External data bus width64
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeS-CBGA-X360
length25 mm
low power modeYES
Humidity sensitivity level1
Number of terminals360
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeCGA
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
Certification statusNot Qualified
Maximum seat height4.2 mm
speed266 MHz
Maximum supply voltage2.7 V
Minimum supply voltage2.5 V
Nominal supply voltage2.6 V
surface mountYES
technologyCMOS
Terminal formUNSPECIFIED
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width25 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
PC740A/PC750AFS - Rev.1 – 01/11
PC740A and 750APowerPC™ Microprocessors
Fact Sheet
The PowerPC 750 and PowerPC740 microprocessors are low-power 32-bit implementations of the PowerPC Reduced
Instruction Set Computer (RISC) architecture. The PowerPC 750 and the PowerPC 740 micro-processors differ only in that
the PowerPC 750 features a dedicated L2 cache interface with on-chip L2 tags.
Both are software -compatible and bus-compatible with the PowerPC603e
TM
micro -processor families, and the PowerPC
740 is pin-compatible as well. PowerPC 750/740 micro-processors are fully JTAG
-compliant.
PC740/750 Main Features
n
Six independent execution units
:
- Two integer units
- Floating-point unit
- Branch processing unit
- Load/store unit
- System register unit
n
Cache and MMU Support
- 32-Kbytes, physically-addressed instruction and data cache
- 8-way set -associative
- Dedicated L2 cache interface with on-chip L2 tags (PC750, only)
- Separate Instruction and Data MMUs
- Virtual memory support up to 4 Petabytes (2
52
)
- Real memory support up to 4 Gigabytes (2
52
)
- 128-entry instruction and data TLBs
Completion
Unit
Dispatch
Unit
Branch
Unit
Integer
Unit
Gen Gen
Reg Re-
File name
Load/
Store
Unit
FPU
Reg
File
Floating
Point
Unit
D MMU
Data Cache
I MMU
Inst. Cache
Bus Interface Unit
L2
tags
32bit
Address
System Bus
64bit
Data
L2 Cache
Port (750 only)
L2 Data Bus

Recommended Resources

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号