Parallel I/O Port, 40 I/O, CMOS, CQCC68,
| Parameter Name | Attribute value |
| Maker | Waferscale Integration Inc. |
| Reach Compliance Code | unknown |
| Other features | GENERAL PURPOSE ZPLD |
| maximum clock frequency | 35.71 MHz |
| External data bus width | 8 |
| JESD-30 code | S-GQCC-J68 |
| Number of I/O lines | 40 |
| Number of ports | 5 |
| Number of terminals | 68 |
| Maximum operating temperature | 70 °C |
| Minimum operating temperature | |
| Package body material | CERAMIC, GLASS-SEALED |
| Package shape | SQUARE |
| Package form | CHIP CARRIER |
| Certification status | Not Qualified |
| Maximum slew rate | 40 mA |
| Maximum supply voltage | 5.5 V |
| Minimum supply voltage | 4.5 V |
| Nominal supply voltage | 5 V |
| surface mount | YES |
| technology | CMOS |
| Temperature level | COMMERCIAL |
| Terminal form | J BEND |
| Terminal location | QUAD |
| uPs/uCs/peripheral integrated circuit type | PARALLEL IO PORT, GENERAL PURPOSE |
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
京公网安备 11010802033920号
EEWORLD