EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LP24-18-FREQ8-20D1JK

Description
Parallel - Fundamental Quartz Crystal, 13MHz Min, 15MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-18-FREQ8-20D1JK Overview

Parallel - Fundamental Quartz Crystal, 13MHz Min, 15MHz Max, ROHS COMPLIANT PACKAGE-2

LP24-18-FREQ8-20D1JK Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.001%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency15 MHz
Minimum operating frequency13 MHz
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance50 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
PowerBox
Complete introduction of 12V power supply with voltage meter, terminal and emergency stop button :https://www.hackster.io/DerPandaHammer/power-in-a-box-f16849...
dcexpert DIY/Open Source Hardware
I2C bus controls RDA5807M to achieve high-fidelity reception of FM signals
Use STC8G1K08 I2C bus to control RDA5807M to achieve high-fidelity reception of FM signals. The frequency is displayed by a 0.36- inch common-anode LED digital tube. The 8G1K08 will not interfere with...
cjwjh 51mcu
The Eternal Sense of Crisis - Fortune
Samsung's unprecedented success is in 2020, but Yoon Jong-yong believes there must be a crisis here . By Peter Lewis Samsung Electronics' VIP building is located in the Samsung Industrial Park in Suwo...
1234 FPGA/CPLD
DSP signal acquisition general input/output GPIO test
[size=4]GPIO is a general input/output port. Its direction can be set through the I/O direction register IODIR, and the level on the pin is reflected by the I/O data register IODATA. [/size] [size=4]C...
fish001 DSP and ARM Processors
Piezoelectric ceramic polarity detection system ET10
This content is originally created by EEWORLD forum user xcbaojian . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the sourceThe high volt...
xcbaojian Analog electronics
I would like to ask you how to use timequest to analyze the delay time of the delay chain in FPGA.
I would like to ask you how to use timequest to analyze the delay time of the delay chain in FPGA....
夏天Yyyyy Altera SoC

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号