XC2018-100PC44I datasheet, PDF

XC2018-100PC44I: DescriptionField Programmable Gate Array, 100 CLBs, 1000 Gates, 100MHz, 100-Cell, CMOS, PQCC44, PLASTIC, LCC-44; CategoryProgrammable logic devices Programmable logic; File Size2MB，42 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet Parametric View All

XC2018-100PC44I Overview

Field Programmable Gate Array, 100 CLBs, 1000 Gates, 100MHz, 100-Cell, CMOS, PQCC44, PLASTIC, LCC-44

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1407889529
Parts packaging code	LCC
package instruction	QCCJ, LDCC44,.7SQ
Contacts	44
Reach Compliance Code	not_compliant
Other features	174 FLIP-FLOPS; TYP. GATES = 1000-1500
maximum clock frequency	100 MHz
Combined latency of CLB-Max	8 ns
JESD-30 code	S-PQCC-J44
JESD-609 code	e0
length	16.5862 mm
Humidity sensitivity level	3
Configurable number of logic blocks	100
Equivalent number of gates	1000
Number of entries	34
Number of logical units	100
Output times	34
Number of terminals	44
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	100 CLBS, 1000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC44,.7SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	4.318 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	16.5862 mm

Is the '*' symbol in Verilog considered a multiplier?: Does a '*' in a Verilog formula mean that a multiplier is used? If there is a '*' sign in the array, does it count as using a multiplier? The following statement: ref_line0_data[0*36+:36];...; 1nnocent EE_FPGA Learning Park

【Qinheng RISC-V core CH582】Evaluation summary: According to the submitted evaluation plan: 1. Unboxing and hardware appreciation 2. Development environment construction and data collection and download 3. Official routine evaluation of the develop...; kit7828 Domestic Chip Exchange

PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full): PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full version)...; bqgup Innovation Lab

Cache Coherence: 1. Configure cacheConfigure L1 Cache:CACHE_L1pSetSize(); CACHE_L1dSetSize(); Configure L2 cache:By default, L2 cache is disabled at startup, and all L2 is SRAM. If DSP/BIOS is enabled, L2 cache is aut...; fish001 DSP and ARM Processors

Draw a process flow chart for the production of a DC regulated power supply.: [i=s]This post was last edited by Electronic Xiaobai 2 on 2020-3-25 09:34[/i]Please help me draw a process flow chart for the production of DC regulated power supply....; 电子小白2 Integrated technical exchanges

Problems with batch modification of silk screen printing on PCB: I use AD13 to draw, and the font size of the PCB silk screen is a bit large. Can an expert tell me if there is a way to modify the silk screen in batches? Thank you!...; chenbingjy PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components